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University o f New Hampshire, September, 2013 
Degree Advisor: Kent Chamberlin
"Smart machining" provides feedback to  the machine in an attem pt to  avoid pushing the 
cutting tool beyond its capability or lifetime, potentially ruining the tool or workpiece. This 
thesis details the process of designing a circuit board fo r communication w ith a capacitance- 
based wireless strain sensor to  achieve a target strain resolution o f 10fie, at a target 
measurement rate o f 100 kHz. The sensor resonates at a particular frequency, which varies as a 
function of strain on the tool. The strain is calculated as a function o f the change in the 
resonant frequency. The results of this research are presented in terms o f the effective 
sampling rate based on the number o f samples to  average in order to  obtain a measurement, 
where based on the noise in the measurement, 280 samples must be averaged in order to 
obtain a strain measurement. These results demonstrate the successful concept o f wireless 





A Computer Numerically Controlled (CNC) milling machine uses rotary cutting tools that spin 
up to tens o f thousands of revolutions per m inute (RPM). The purpose is to  remove material in 
a precise, controlled manner to create potentially complex designs, and do so repeatedly and 
reliably. The University of New Hampshire has a CNC machine in the Design and Manufacturing 
Lab, shown in Figure 1.1.
Figure 1.1: CNC Machine inside UNH Design Manufacturing Lab 
The CNC machine shown removes material at a spindle rate up to  7,500 RPM with a
tolerance o f 0.0001 inches fo r each cut. Figure 1.2 shows an example o f a part produced by a
CNC machine (right) from raw stock (left).
Figure 1.2: Raw Stock and Milled Workpiece
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In milling applications, machine tool wear has a major effect on both cost and quality o f 
machined parts. Currently, most milling operations are performed open loop, meaning there is 
no feedback used to control the process, which can lead to  improper feed rates or spindle 
speeds. If a tool is not changed until a fter it has become dull or chipped, the workpiece can be 
damaged, resulting in increased costs to  remanufacture the part. Changing a tool too early will 
prevent damage to the workpiece, but w ill unnecessarily raise cost as well. Research has shown 
that tool failure is responsible fo r approximately 20% o f machine downtime, and implementing 
a suitable sensor feedback control system can prevent a majority of these failures [ l j .
"Smart machining" is a term  used to describe the process o f adding sensors to  the 
machining environment to  provide the feedback necessary to  control the process so as to 
decrease machine downtime. While several sensors have been developed fo r controlling the 
machine process, they all have drawbacks tha t do not exist fo r the approach used in this 
research.
One possible approach employs microphones to  extract the frequency content related to  
chatter vibrations [2]. Chatter, or self-excited vibrations, is the vibration between the tool and 
workpiece that causes poor workpiece surface quality and increases cutting forces. Higher 
cutting forces lead to accelerated tool wear and/or breakage. The microphone monitors the 
acoustic spectrum inside the machining environment and provides feedback to  lim it chatter.
The use of the microphone is non-intrusive to  the machining process, but is not capable of 
providing sufficient information regarding strain on the tool to  control the process.
Another design is a machine-tool sensor tha t uses traditional strain gages inside a custom 
tool holder and transmits strain data to  a computer via Bluetooth, shown in Figure 1.3. The 
strain cannot be measured directly on the tool because strain gages require wires that lead to  a
measurement device, and the rotation o f the tool would result in the wire wrapping around the 
tool. Since the measurement cannot be taken directly on the tool, the strain data is measured 
inside the custom tool holder some distance away from  the cutting too l, and the forces o f the 
tool are approximated from those measurements.
A major drawback to using the custom tool holder is tha t it changes the compliance o f the 
machining system. The compliance o f the milling process is altered because of the additional 
mass and length associated w ith the tool holder, which affects the machine dynamics. For the 
same force applied to  a longer moment arm, the strain at the base o f the arm increases. The 
increase in force prevents the machine from running at maximum efficiency, ultimately 
decreasing manufacturing efficiency and increasing cost. The custom tool holder system also 
requires periodic charging o f the battery, and costs between $1,000 and $2,000.
A Kistler force dynamometer, pictured in Figure 1.4, is a device tha t mounts inside the CNC 
machine, w ith  the workpiece mounted on top o f the dynamometer. It contains a three-axis load 
cell capable of measuring a force in all three spatial dimensions. The dynamometer adds 
additional compliance to  the machining system due to  the nature o f the force measurement, 
because in order to  measure a force the dynamometer must displace a certain amount. That 
larger displacement for an applied force w ill result in a larger displacement o f the workpiece, 
which will in turn negatively affect the quality o f the workpiece. The Kistler force dynamometer 
is also expensive, costing between $30,000 and $45,000.
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Figure 1.4: Kistler Force Dynamometer
Figure 1.3: Custom Tool Holder for Strain Gage 
Measurement and Bluetooth Data Transmission
1.2 Background
Currently, the most commonly used strain gage is a metallic foil pattern attached to  a 
specimen by adhesive. As the tool is strained, the deformation o f the tool changes the shape of 
the metal foil, which results in a change in its electrical resistance. The approach applied in this 
thesis uses a similar concept, except tha t the sensor is a strain-sensitive capacitor. The strain on 
the tool causes the capacitor to change its dimensions, which changes the capacitance. Figure
1.5 and Figure 1.6 picture a resistive strain gage and an interdigitated capacitor that was used in 
the work presented here. The resistive strain gage and interdigitated capacitor appear similar, 
but the resistive strain gage is a single piece o f metallic foil, whereas the interdigitated capacitor 
sensor must have spacing between tw o sets o f fingers fo r a capacitance to  exist. Both sensors 
respond to strain w ith a change in the dimensions o f the device. The resistive sensor responds 
to a strain w ith a change in the resistance o f the metallic foil, while the interdigitated capacitor 
responds w ith a change in the capacitance.
Figure 1.5: Resistive Strain Gage [3] Figure 1.6: Interdigitated Capacitor
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An interdigitated capacitor is a good choice fo r strain-sensitive applications, because it 
allows fo r strain measurements w ithout a direct, wired connection. The interdigitated fingers 
stretching across the area o f interest resemble tha t o f a typical resistive strain gage. Similar to a 
resistive strain gage, when the interdigitated capacitor is adhered to  a specimen, the strain on 
the specimen will propagate through to the capacitor, changing the dimensions o f the fingers 
and finger spacing. The capacitance o f an interdigitated capacitor (IDC) is a function o f the area 
between each finger. When the capacitor is strained, the area between fingers w ill change, 
causing a change in capacitance. A layer o f polyimide on each side provides insulation for the 
IDC sensor. An example o f an IDC sensor used in this research is shown in Figure 1.7. Refer to 
Appendix A for more information about the IDC sensor.
Capacitor Inductor Polyimide Insulation
Figure 1.7: Example of IDC Sensor used in this Research 
The steel specimens used in this thesis were not actual cutting tools, but 0.5" high strength
steel rods. The only difference between a CNC cutting tool and these specimens is that the slug
is not machined into a cutting tool, which allows the slug to  be more readily tested in various
compression or tension configurations. Figure 1.8 shows an IDC sensor adhered to  a steel slug
with Kapton tape applied to  the steel behind the sensor to  reduce electrical losses introduced by
the steel by providing another layer o f insulation.
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Figure 1.8: IOC Sensor on 0.5" Steel Slug with Kapton Tape Backing Material 
The capacitance o f the sensor is a function o f the strain on the machine tool. In order to
measure the capacitance, an inductor is added in series to  form a resonant circuit, where the
resonant frequency is dependent on the value o f both the inductor and capacitor. For the
sensor used in this research, the inductor is an insulated conductive loop that wraps around the
machine tool and is terminated by the capacitor. The value o f the inductor in this application is
assumed constant, resulting in a resonant frequency for the inductor-capacitor circuit that w ill
change as a function o f the sensor capacitance. Since the value o f the capacitor responds to
strain, the resonant frequency is a function o f the strain on the machine tool. Measuring the
resonant frequency w ithout direct contact w ith the machine tool is a primary topic o f this thesis.
The next section provides an overview o f resonance and the factors tha t affect it, as it is the
basis fo r the measurement system used in this thesis.
1.2.1 Resonance
Resonance in an electronic circuit occurs at the frequency where the reactances o f the 
impedance caused by both the capacitive and inductive elements in the circuit are o f equal
6
magnitude and opposite phase, i.e. the tw o are 180° out o f phase. The reactance o f an ideal 
capacitor and inductor respectively are:
Xc =
( l . l )
2 n fC  
and
X L =  2 n fL  (1-2)
where Xc is the reactance of the capacitor, C is the capacitance, XL is the reactance o f the 
inductor, L is the inductance, and f  is the frequency o f the system. At low frequencies, the 
reactance is dominated by the capacitance, and at high frequencies, the reactance is dominated 
by the inductance as shown in Figure 1.9 and Figure 1.10.
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Figure 1.9: Reactance of a Capacitor vs. Frequency Figure 1.10: Reactance of an Inductor vs. Frequency
When the reactance of the capacitor and inductor are equal:
1
2 n fL
2 n fC  
( 2 n f ) 2LC =  1 
1
(1 .3 )
2 n f  =
V ic
Finally, the resonant frequency is:




The capacitor and inductor can be in either a series or parallel configuration. If a series 
circuit is used, the resonance is indicative o f an impedance minimum, while in a parallel circuit, 
resonance corresponds to an impedance maximum. The focus o f this discussion w ill be on the 
series resonant circuit, as the sensor studied behaves as a series inductor-capacitor resonant 
circuit.
A circuit that consists o f pure inductance and pure capacitance is not achievable in the lab 
due to the losses introduced from non-ideal components. The model o f a non-ideal inductor 
includes series resistance, representing the DC resistance o f the wire, and a parallel capacitor 
representing the capacitance between each turn o f the inductor. The model o f a non-ideal 
inductor is shown in Figure 1.11, where L represents the inductance, RP represents the parasitic 
resistance introduced by the DC wire resistance, and CP represents the parasitic capacitance 
introduced by the capacitance between w ire turns.
Cp
Rp Lo— — W V ---------<vw»------ —o
Figure 1.11: Model of Non-Ideal Inductor
A non-ideal capacitor, modeled in Figure 1.12, has parasitic series resistance and parasitic
series inductance. The parasitic resistance, RP, includes the leakage current resistance o f the 
capacitor as well as the lead resistance tha t forms the physical connection to  the circuit. The 
parasitic inductance, l P, is the inductance from the leads at the physical connection to the 
circuit.
RP LRO II v w  rvv5x-
Figure 1.12: Model of Non-Ideal Capacitor 
The inductor in the sensor does not complete one full turn, and therefore the parasitic
capacitance o f the inductor is neglected in this case, as it w ill be negligibly small. Lumping the
parasitic resistance of each component together, and combining the parasitic inductance o f the 
capacitor w ith the nominal inductance o f the sensor, the model o f the LC sensor is shown in 
Figure 1.13.
Rf> L MO W \ ------ rvvv'---------II— o
Figure 1.13: Model of IOC Sensor 
A resonant circuit is modeled in Figure 1.14 w ith a discrete capacitor, discrete inductor, and
the parasitic resistance in series.
The frequency response o f any resonant circuit can be measured by varying the frequency
of the AC voltage source V I and plotting the current through the loop as a function of
frequency. The simulated voltage source V I holds a constant output voltage o f 1 volt fo r all
frequencies. The current through the loop, as governed by Ohm's Law, is inversely proportional
to  the magnitude o f the complex impedance in the circuit. The current through the loop
increases at resonance due to  lower overall impedance in the circuit, because the reactance o f
the inductor and capacitor cancel. The values fo r the components in Figure 1.14 were chosen to
be similar to values for the IDC sensor, but are not exact and are used fo r example purposes.
R1 L1
5nH
Figure 1.14: Simple Series Resonant Circuit
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Figure 1.15: Series Resonance Response 
A commonly used metric used to  characterize resonant circuits is the Q factor, also referred
to as simply the Q. The Q factor is defined as [4]:
q  _  fres (1*5 )
fbw
where f bw is the -3dB bandwidth. The Q factor is inversely related to  changes in the bandwidth 
fo r the same resonant frequency. A higher Q factor leads to  a faster ro ll-o ff and a more 
pronounced resonance peak. The resonant frequency can still be determined fo r lower Q 
values, but in the operational environment, which includes noise, a lower Q makes high- 
resolution measurements challenging.
The value o f the resistor in Figure 1.14 affects the Q factor, as demonstrated in Figure 1.16, 
where an increase in resistance by a factor o f five decreases the Q by a factor o f five. The 
resistance is the parasitic resistance o f both the inductor and capacitor, which will vary w ith the 
design of the sensor inductor and capacitor. A high Q factor is desirable fo r this application, 
where identifying the resonant frequency is the goal.
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Figure 1.16: Series RLC Response with Lower Q Factor
The actual resonant frequency o f each IDC sensor is dependent on the dimensions o f the
capacitor sensor and inductor loop. M ultip le sensor designs have been tested throughout this 
research, and have been experimentally determined to resonate w ith in  the range o f 1 GHz to  2 
GHz.
1.2.2 Strain Response
The IDC sensor is directly attached to  the tool, and so any strain experienced by the tool will 
be experienced by the capacitor as well. Strain is a unit-less quantity, defined as the ratio o f 
total deformation to the initial length [5]:
AL ( 1.6 )
It is worth noting that the symbol used for strain in mechanical engineering, e, is the same 
symbol used fo r relative perm ittivity in electrical engineering, and both are discussed in this 
thesis, but are not used simultaneously in any equations or calculations.
The goal for the work presented in this thesis is to  measure strain w ith  resolution to  one 
part in 10s, which matches or exceeds the force measurement resolution o f the Kistler force 
dynamometer. As noted above, the IDC sensor consists o f a strain-sensitive capacitor and
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inductor loop. The inductor exists to allow the sensor to  resonate, and does not change w ith 
strain. Therefore, in the sensor model, the interdigitated capacitor is modeled as a variable 
capacitor and the inductor value is held constant, as shown in Figure 1.17. The capacitance o f 
the sensor w ill change as a function o f strain and the initial capacitance:
C =  C0( l  +  e) (1-7)
The resultant resonant frequency w ill change as a function o f C:
r  _  1
tres 2n4LC
where f res is a function of strain because C is a function o f strain, as seen in Equation (1 .7  ).
A/res ~  fres  fresQ  
1 1Afre s  ~
2nyfLC 2n*jLC 0
A /re s  =  / r e s o b = - l )
>  ( 1.9 )
W l  +  €
The Taylor series approximation o f the change in resonance fo r e «  1 is:
1 _ e  3e2
VT~+e 2 8
where a first order approximation is
( i i o )
& fres  ~  fresQ ( y ) ( 1.U )






Figure 1.17: Model Resonant Circuit with Variable Capacitor
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Figure 1.18:Shift in Resonance as Capacitance Changes 
Figure 1.19 shows the change in the resonant frequency fo r d ifferent values o f capacitance
experiencing the same strain of one part in 10s. The plot shows the change in resonant
frequency in response to strain on the le ft axis, and the modeled absolute resonant frequency
according to  Equation (1.4 ) on the right axis. A smaller capacitance w ill yield a higher absolute
resonant frequency and a larger change in resonance.
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Figure 1.19: Resonant Frequency Response to Capacitor Strain 
1.2.3 Measuring Resonant Frequency through Inductive Coupling
As described above, the strain on the tool can be determined from the resonant frequency 
of the IDC sensor. The resonant frequency itself does not provide strain information, as the 
system will naturally resonate at a particular frequency. It is the change in the resonant 
frequency that corresponds to  the strain on the tool.
To measure the resonant frequency o f the IDC sensor w ithout direct electric contact w ith it, 
the sensor is placed inside a larger stationary loop as shown in Figure 1.20 and Figure 1.21. The 
loop is fabricated on a printed circuit board (PCB) as shown in Figure 1.20, and is referred to  as 
the probe loop throughout this thesis. A high frequency signal is passed through the probe loop 
and the electromagnetic fields generated couple w ith  the sensor loop, inducing currents on the 
IDC sensor. The currents through the IDC sensor w ill cause it to resonate, and the effect of 




Figure 1.20: Probe Loop Figure 1.21: IDC sensor in Probe Loop
If the sensor circuit obeyed the well-defined equations fo r resonance, such as in the 
resonant circuit shown in Figure 1.17, w ithout influence from  external factors such as noise or 
dependence on position, the resonant frequency could be determined w ithout any lim it on 
resolution. However, in the operational environment, the IDC sensor is sensitive to 
displacement w ith respect to  the probe loop as well as strain, and noise obscures the resolvable 
value. The design o f a circuit w ith the lowest possible noise to  achieve the target resolution o f 
one part in 10s is the focus o f this thesis.
1.3 Advantage of Using a Capacitance Based Strain Sensor
The major potential advantage associated w ith using a capacitance-based sensor as opposed 
to  a resistive-based sensor in a machining application is the ability to measure strain w ithout a 
physical or direct electrical connection, and therefore does not introduce compliance issues to 
the system. The tool will be able to  operate as it was designed, as opposed to  operating w ith 
speed or feed rate limitations resulting from  a force measurement system that introduces 
compliance as previously mentioned.
The sensor and detection system presented here has potential to  be lower cost than 
previous smart machining solutions. Assuming the techniques developed in this research are 
proved successful, the relatively small additional costs introduced from  employing this 
technique has the potential to  change the industry, resulting in significant long-term savings for
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manufacturers using CNC milling machines. The capacitive sensor w ill attach to the tool fo r the 
lifetime o f the tool, as it is inexpensive enough to  replace when replacing the tool.
1.4 Thesis Overview
The focus o f this thesis is the design o f a circuit used to  measure changes in the resonant 
frequency with a target resolution o f one part in 10s, or 10 fie. The noise in the system plays a 
large part in the achievable resolution. The component selection, both active and passive, as 
well as component placement and printed circuit board layout play a key role in noise reduction. 
This thesis details a circuit designed fo r the lowest noise possible w ith available components.
Chapter 2 describes the circuit used to  determine the changes in the resonant frequency by 
implementing a feedback lo o p . The external data acquisition device and the methods of 
fabrication o f the circuit are also discussed.
The concept o f noise in an electronic circuit is detailed in Chapter 3. Different types of 
noise, as well as noise in both the time and frequency domain are discussed. The impact o f 
noise on each component is considered, and the circuit is modeled w ith  noise injected according 
to  each component.
Chapter 4 presents the measured data collected using the system described in this thesis. 
Testing consisted o f both unstrained static and dynamic load ramp tests. The measurement 
system is designed fo r the lowest possible noise. The design includes the best noise 
performance devices available, w ith  a PCB component layout designed fo r noise reduction. The 
final analysis presents the results in terms o f the tim e required to  perform a measurement at 
multiple resolutions.
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Chapter 5 is the final discussion and conclusions from  this research. It also contains ideas 
fo r future improvements to take this concept and bring it to  the level needed to  suit industry 
applications.
This thesis does not go into detail about the strain-sensing capabilities o f the IDC sensor, but 
focuses on low noise circuit design. Refer to  K. F. Shaughnessy [6] for a thesis from  the 




Resonance Detection and Tracking Circuit
2.1 Introduction
The circuit implemented for resonant frequency measurement is an analog control loop 
circuit, capable o f operating in both closed loop and open loop form. The normal operation o f 
the circuit is closed loop, and is called the tracking mode. The open-loop mode is known as the 
diagnostic mode, which performs a wide bandwidth frequency sweep to  identify the rough 
location and Q o f the resonance. The closed-loop tracking mode then locks to  a user-specified 
location on the frequency response, adjusting the system frequency in response to  strain to 
maintain a locked state.
2.2 High Frequency Component Selection
In order to  track the resonant frequency, the system must be capable o f generating and 
measuring a high frequency signal. This section discusses the radio frequency (RF) components 
that generate the high frequency signal needed fo r the IDC sensor to resonate and the 
components required to  measure the response o f the IDC sensor.
To measure the frequency response o f the IDC sensor, a signal tha t does not propagate 
through the probe loop is used as a reference to  compare against. An RF splitter w ill split the RF 
power equally into two separate channels, allowing one channel to  lead into the probe loop and 
the other channel to serve as the reference.
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A voltage controlled oscillator (VCO) and an integrated circuit (1C) tha t can detect the 
relative magnitude and phase difference between tw o signals are well suited fo r this 
application. A VCO produces an RF output frequency proportional to an analog input voltage. 
The magnitude/phase detector 1C responds to  the difference in both the magnitude and phase 
between two RF signals, in this case the reference signal and the test signal. A block diagram of 
the entire RF circuit is shown in Figure 2.1. Appendix B contains detailed specifications o f each 
component.

















Figure 2.1: Block Diagram for IDC Sensor Resonance Measurement
Different VCO's exhibit d ifferent characteristics including output frequency range, input 
tuning voltage range, output RF power, and noise. Consequently, the VCO has a significant 
impact on system performance. The ROS-2230 from MiniCircuits was chosen because it has an 
output frequency range of 1064 MHz to  1968 MHz, covering the resonant frequency range o f 
most of the IDC sensors used in this research, fo r a tuning voltage between 0 V and 10 V. The 
output RF power is measured in terms o f dBm, which is a power ratio in dB w ith  respect to 
1 mW. The output power o f the ROS-2230 is +11 dBm.
Frequency pushing is the term used to describe the change in the output frequency o f a VCO 
due to  a change at the DC power supply o f the VCO [7], To minimize frequency pushing, a linear 
voltage regulator, a device that produces a constant DC voltage despite fluctuations caused by 
increased load current or input voltage, is used to  supply the power to  the VCO. The linear
voltage regulators selected in this design are also discussed in detail in Appendix B.
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The magnitude/phase detector has tw o  inputs, and two outputs. The output is an analog 
voltage between 0 V and 1.8 V, corresponding to  the ratio o f the difference in the magnitude 
and difference in angle o f the phase between the tw o inputs. The analog voltage output 
channels are referred to  as magnitude and phase in this thesis. The output of the magnitude 
channel represents the ratio of the tw o  inputs from -30 dB to  +30 dB over the 1.8 V range. The 
output is centered at 0.9V when the input signals are o f equal amplitude. The output increases 
up to  1.8 V fo r +30 dB, and decreases to  0 V fo r -30 dB. The output sensitivity o f each channel is 
shown in Table 2.1, and the transfer function from  the datasheet is shown in Figure 2.2 [8].
Table 2.1: Magnitude/Phase Detector Output Sensitivity and Center Point
Output Sensitivity Center Point (0.9V)
Magnitude 30mV/dB OdB Difference
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Figure 2.2: Magnitude and Phase Transfer Function From the Magnitude/Phase Detector Device Datasheet
The phase comparator does not indicate if  the phase difference is positive or negative, so
the output value only contains the absolute value o f the phase difference. The output o f the 
phase channel is centered at 0.9 V fo r a phase difference o f 90°. The output is inversely related 
to the phase difference, increasing to  1.8 V fo r 0° offset, and deceasing to 0 V when the signals 
are 180° out o f phase.
20
The maximum power o f a RF signal tha t the magnitude/phase detector can accomodate is 0 
dBm, and the output o f the VCO used in this design is approximately +11 dBm. This required the 
use o f attenuators, placed after the splitter, to  reduce the signals to an acceptable level. The 
IDC sensor and probe loop coupled system was experimentally determined to attenuate 
approximately 12 dB o f the signal by adjusting the attenuation on both lines until the magnitude 
output of the magnitude/phase detector read 0.9 V. A 12 dB attenuator after the RF splitter on 
the reference line provides 15 dB o f combined attenuation from the RF splitter and in-line 
attenuator, for a power level o f -4 dBm at the magnitude/phase detector input. An absolute 
power level o f -4 dBm is close to the maximum input power o f the device, but the signal will 
only decrease, as the signal cannot be amplified by the passive circuit. The design allows fo r the 
RF power reaching the probe loop tha t couples w ith the IDC sensor to  be as large as possible 
w ith the components used. It also reduces the number o f components along the RF 
transmission line.
2.3 Diagnostic Mode Operation ,
The circuit operation in diagnostic mode, where the circuit runs open loop to  sweep a broad 
range of frequencies, is described in this section. The circuit measures the changes in 
magnitude and phase o f the probe loop signal w ith respect to  an unperturbed reference signal, 
as the input frequency sweeps from 1 GHz to  2 GHz. The frequency is calculated from the 
measured VCO tuning voltage and the VCO's specified sensitivity from  the datasheet. The 
output frequency was confirmed in the lab w ith  a spectrum analyzer fo r the same discrete 
points shown in the datasheet. Figure 2.3 shows the output frequency as a function o f the 
input, as stated in the device datasheet [9], and is not a plot o f measured data from the specific 











Analog Tuning Voltage (V)
Figure 2.3: VCO Tuning Sensitivity 
The hardware is controlled through an external data acquisition device (DAQ) w ith  a digital-
to-analog converter (DAC) and analog-to-digital converter (ADC). The device interfaces w ith
LabVIEW software and sends a ramp signal from  the external DAC to  the VCO tuning voltage pin
to sweep the VCO output frequency. The start and stop voltage, as well as the tota l number of
points in the ramp, are all programmable. As the frequency output sweeps, the signal
propagates through the reference and test transmission lines. For each point in the ramp, the
external ADC records one sample o f the magnitude and phase output from the
magnitude/phase detector, as well as the VCO tuning voltage. Each sample from the
magnitude/phase detector is then plotted against the calculated frequency output o f the VCO
for each point in the ramp. Figure 2.4 is an example o f the response from  the IDC sensor
captured by the magnitude/phase detector, plotted against frequency output o f the VCO. The
RF section on the fabricated circuit is shown w ith  labels in Figure 2.5. The schematic o f the
circuit is shown in Appendix D.
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Figure 2.5: Fabricated RF Section of Circuit 
2.4 Trackine Mode Theory of Operation
The change in resonant frequency contains the strain inform ation, and tracking the changes 
closely is necessary fo r high-resolution strain measurements. The closed-loop tracking circuit 
measures the small variations in resonant frequency in response to strain, and records the result 
w ith the external ADC. The closed-loop control circuit provides much greater resolution to 
measure the variation in resonant frequency in response to  strain than the open-loop circuit by 
filtering out the noise inherent in the system.
The magnitude and phase response analog output voltages o f the magnitude/phase 
detector both have a near-linear region w ith in  the resonant frequency range. The magnitude 
response is nearly linear fo r both a positive and negative slope between approximately 1350
MHz and 1450 MHz, w ith the slope changing from negative to  positive at 1400 MHz, as
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highlighted by the thick line in Figure 2.6. Similarly, the phase response is nearly linear from 
approximately 1390 MHz to  1410 MHz for a positive slope, and from  1410 MHz to  1500 MHz for 
a negative slope.
If the VCO is held constant at a point tha t falls along the near-linear region o f the output, 
the magnitude/phase detector output is constant, assuming no external factors such as a strain 
or noise exist. The output o f the magnitude/phase detector w ill increase or decrease according 
to the slope in response to shifts in the resonant frequency.
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Figure 2.6: Highlighted Linear Region of Resonance Response 
The circuit works by holding a fixed output o f the magnitude/phase detector and adjusting
the VCO input voltage to compensate fo r the resonance shift due to  strain. The user selects the
location on the resonance fo r the controller to  lock on to, which is referred to as the control
point. Figure 2.7 shows an example o f the magnitude response w ith a selected control point,
where VBIAS is the input voltage to  the VCO, and VHOlD is the value o f the magnitude/phase
detector to  hold constant. As the resonance shifts, the output o f the magnitude/phase detector
will increase or decrease depending on both the polarity o f the slope and whether the resonant
frequency is increasing or decreasing.
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Figure 2.7: Control Point of Magnitude/Phase Detector Output for Fixed VCO Input
A shift in the resonance toward a higher frequency due to strain on the machine tool is 
shown in Figure 2.8, illustrated as 40 MHz for clarity. If the resonance shifts to  the right, 
increasing in frequency, and the control point is on the positive slope, the magnitude/phase 
detector output w ill decrease. A change in the magnitude/phase detector output voltage is 
shown close-up in Figure 2.9, where the shifted response is 10 mV lower than the initial 
response, where the control point was c7hosen. To maintain the desired control point, the VCO 
output frequency must increase by approximately 800 kHz to  get the system back to the control 
point.
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Figure 2.8: Large Scale Resonance Shift
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Figure 2.9: Small Scale Resonance Shift
Once the system has appropriately adjusted the VCO input voltage, the system will again 
operate at the desired control point. That is, if the magnitude/phase detector output increases
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or decreases, the system will adjust the VCO output as a difference from  this new VCO input 
voltage. Constantly adjusting the VCO input voltage reference point allows the system to  
respond to resonance shifts that would otherwise be greater than the bandwidth o f the linear 
region o f the response.
2.5 Tracking Circuit Design
When operating in the tracking mode, the software uses the external DAC to set the VBlAS 
and VH0LD points that were identified in resonance sweep from Figure 2.7. As stated above, 
the VBias voltage is the initial, unstrained tuning voltage to  the VCO, and VH0LD is the voltage to 
lock to, adjusting the VCO to  get the output o f the magnitude/phase detector back to that 
voltage. The block diagram o f the circuit is shown in Figure 2.10. Since the magnitude/phase 
detector has two outputs, but only one output can be used in the control feedback scenario 
implemented in this design, a switch exists between the magnitude/phase detector and 
controller, shown as SW1 on the block diagram, to  select either the magnitude or phase output. 
There is another switch allowing the controller to  operate on either a positive or a negative 
slope, shown as SW2. These two switches impact the selection o f the control point, as the VCO 
input voltage and magnitude/phase detector output voltage depend on both. Once the 
switches and control point are properly set, the circuit can control the VCO. The output signal to 
the VCO contains the strain information, because the voltage to the VCO is adjusted in response 


















Figure 2.10: Analog Resonance Tracking Block Diagram
2.5.1 Difference Stage
The first stage is the difference between the measured magnitude/phase detector output 
voltage and the control point to hold. The measured output, referred to  as VMEAS, and the 
magnitude/phase detector control point, VH0LD, are subtracted w ith an operational amplifier 













Figure 2.11: Unity Gain Differential Amplifter
Vd if f  — Vh o ld  ~  Vm e a s  ^21  ^
2.5.2 Integrator Stage
The second stage o f the circuit integrates the difference produced by the differencing stage. 
The integrator circuit is an inverting amplifier, w ith the schematic shown in Figure 2.12 and 
governing equation below. The integrator w ill produce a ramp output fo r a constant, non-zero 
input, increasing or decreasing according to  the polarity of the input voltage, until the op-amp
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saturates and the output hits the supply rail. The output w ill hold constant if the input is zero. 
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Figure Z.12: Integrator Circuit Schematic
ramp is determined by the tim e constant between the input resistor and feedback capacitor, 
which is the gain o f the integrator. The output o f an integrator circuit fo r a positive and 
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Figure 2.13: Simulated Output of Ideal Integrator
The voltage held at the output o f the integrator w ill allow the VCO output to  compensate
fo r resonance shifts. When the difference between VH0LD and VMEAS is non-zero, the integrator 
output increases or decreases, adding to  the VCO input voltage to  drive the difference to  zero. 
When the difference between VH0LD and VMEAS returns to  zero, the integrator output holds that
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output voltage. When the difference signal becomes non-zero again, the output o f the 
integrator increases or decreases from  that voltage.
V in t =  “ ^  J (V m e a s  ~  V h o l d )
The integrator is also useful fo r reducing the noise in the system, as any zero-mean noise
will integrate to zero overtim e. This is im portant in creating a circuit fo r low noise, high-
resolution measurements.
2.5.3 Inverter Stage
Following the integrator is an inverter, which may be bypassed depending on the position of 
switch SW2 from the block diagram, which determines if the contro ller is working on a positive 
or negative slope. Positive slope control w ill employ the inverter, because the output o f the 
integrator is inverted, so the signal w ill have to  be inverted again before adding to  the VCOB1AS 
in the following stage. The circuit schematic fo r the inverter is shown in Figure 2.14, where 







Figure 2.14: Inverter Circuit Schematic 
2.5.4 Gain and Summation Stage
In order to  generate a new tuning voltage fo r the VCO, a summing amplifier adds the result
o f the integrator w ith the VCOBiAS. The output o f the summing am plifier is a function o f the
feedback resistor and the input resistor fo r each input, as shown in the equation below. The
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gain fo r the VCOBIAS input is unity, w ith variable gain fo r the integrator output to  allow for 
different resonance slopes. A potentiom eter as the input resistor on the integrator output w ill 
allow for variable gain, while allowing the other to remain fixed at unity. A 50 kCl 
potentiometer was selected given a 10 kCl feedback resistor, to  allow gain values down to 0.2 
and an upper lim it o f 100. Figure 2.15 shows the circuit schematic o f the summing amplifier, 
where the input VINT is the voltage from the output o f the integrator, inverted if  necessary, and 
Vbias is the initial VCO input voltage based on the control point, generated by the external DAC. 








Figure 2.15: Summing Amplifier Circuit Schematic
\  \ K p O T '  ' k B1AS' )
SUM
which simplifies to:
Vsum =  ~ ( l W  ( ^ )  +  w )  ‘ 2'4 *
2.5.5 Output Filter
The final stage is a low pass filte r responsible fo r filtering the output to  prevent high 
frequency oscillations and noise on the VCO input. The filte r is in an inverting configuration 
because the summing amplifier is also inverting, and its output cannot be sent straight to the 





For the values in Figure 2.16, the cu to ff frequency is f c 2  995 Hz, yielding a system bandwidth 










Figure 2.16: Output Filter Circuit Schematic
2.5.6 Control Circuit Output
The control circuit uses the RF circuit to  measure the response o f the IDC sensor as a 
function o f frequency with the magnitude/phase detector. The control circuit adjusts the 
tuning voltage to  the VCO appropriately to  maintain a constant voltage out o f the 
magnitude/phase detector. The final equation fo r the circuit:
Vtune =  \ Vbias *  (~B )  j +  ( p  ~F~ f  (Vm eas ~  Vhold) *
\  v k B M S / /  ' K i n t L l  'K p O T ' J
The final equation in a simplified form :
Vtune =  VBlAS +  K f  (Vhold ~  Vm e a s <2-7 ) 
where the gain o f VBIAS is unity, and K is a gain factor encompassing both the time constant of 
the integrator and gain fo r summing amplifier. The full schematic can be found in Appendix D.
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2.6 Tracking Circuit Simulation
The circuit was simulated in National Instruments Multisim. A basic op-amp model was 
used fo r each stage to  test fo r functionality. The testing consisted o f applying known inputs to 
the system, and probing the circuit after each stage to  confirm the behavior matches the theory 
as described by Equation ( 2.7 ). A square wave at 100 Hz added in series w ith  the input fo r 
Vmeas causes the integrator output to  respond, ultimately increasing the final output according 
to  theory. Figure 2.17 shows the response o f the entire tracking circuit to  a 100 Hz square wave. 
The dashed line in Figure 2.17 represents the input the integrator, and the response confirms 
that for a non-zero difference at the input o f the circuit, the output w ill adjust appropriately, in 
this case increasing until the difference at the input returns to  zero. The schematic can be found 
in Appendix D.










Figure 2.17: Step Response of Simulated Circuit
2.7 Data Acquisition Device
The first and last element in the signal chain fo r this circuit is the external data acquisition 
device, the National Instruments NI-6211 USB DAQ, pictured in Figure 2.18.
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Figure 2.18: External Data Acquisistion Device - NI-6211 USB DAQ 
This device connects to the computer via USB, and has term inal blocks to  connect to  the system.
The device is controlled by National Instruments LabVIEW software. The device has tw o digital-
to-analog converters (DAC) and eight differential analog-to-digital converters (ADC). The NI-
6211 generates the analog voltage to  tune the VCO, and reads the output o f the
magnitude/phase detector analog voltage channels. The DAC and ADC are both 16-bit resolution
converters. Detailed specifications o f the device are shown in Appendix B.
2.8 Fabrication
The circuit was fabricated in the lab using the LPKF S62 PCB Prototyping Machine. The 
properties o f the material used fo r fabrication are shown in Table 2.2 [10].
Table 2.2: Prototyping Material Properties
Property Value
Insulator Material FR4
Insulator Thickness (mil /  fim ) 2 8 /7 1 1
Insulator Relative Perm ittivity (er ) 4.34
Copper Weight (oz.) /  Copper Thickness (fim ) 0 .5 /1 7 .5
The PCB traces for the RF signals require special attention because the RF signals need a 
transmission line w ith a constant impedance, in this case 50 fl. If the impedance o f the 
transmission line formed by the PCB trace is not properly matched to  the devices along the 
transmission line that are designed for a 5 0 fl system, such as the VCO, the reflections at the
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boundary between two different impedances w ill negatively affect circuit performance. The 
traces were designed as microstrips fo r the two-layer design in this thesis, where a ground plane 
must exist under the RF traces, as seen in Figure 2.19, which labels the dimensions fo r the trace 
width, W, trace thickness, T, and height from the ground plane, H. The differences in copper 
thickness between the top and bottom layers is part o f the illustration. The fabricated circuit 
has the same amount o f copper per unit area on both sides.
Figure 2.19: Microstrip PCB Trace 
The dimensions o f the microstrip determine its impedance. The expression tha t has been
proven to  provide reliable estimates o f the trace impedance w ith  lim ited computational
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where Z f is the free space impedance, er  is the relative perm ittiv ity o f the dielectric 
material, eef f  is the effective dielectric constant, and w  and h  are the w id th  o f the trace and 
height from the ground plane, as shown in Figure 2.19.
The empirical expression to solve fo r the trace w id th  required for a desired transmission line 
impedance is [11]:
Implementing the expressions above fo r a material thickness, h, o f 0.028 inches and er  of 
4.34, to solve for the trace width for an impedance o f 50 ft resulted in a value o f 0.052 inches. 
Solving fo r the impedance w ith Equation ( 2.8 ) based on the trace w ith 0.052 inches results in 
an impedance o f 50.2ft, which is w ith in  0.5% o f 50ft. Each trace tha t transmits an RF signal has 
a trace width of 0.052 inches, and the entire RF section o f the board has a ground plane below 
it.
Surface mount components are used wherever possible fo r m ultip le reasons. Surface 
mount components are physically smaller than through-hole components, and are available in 
several sizes fo r different applications and design requirements. Most passive components, 
such as resistors and capacitors, fo r this design are the Imperial size code 0603, meaning they 
are 0.063 inches long by 0.031 inches wide. The small size lends itself to  a more compact and 
simpler PCB trace layout. The fact tha t surface mount components do not need holes drilled for 
the leads simplifies layout design and fabrication. Another reason for the ir use is that the low 





surface mount passive components significantly reduces layout complexity and layer-to-layer via 
count. Figure 2.20 shows the difference in size between an Imperial size 0603 surface mount 
resistor and a % W through-hole resistor.
Figure 2.20: Surface Mount Resistor (bottom) vs. Through-Hole Resistor (top)
The circuit board needs tw o connections, one to  communicate w ith  the external data
acquisition device, and another to supply power. Both connectors are shielded, and use
shielded cables w ith ferrite beads on each end o f the cable to  suppress radiation to and from
the device. The data is transferred over an Ethernet cable, and uses a standard RJ-45 connector.
The Ethernet cable has four sets o f tw isted pairs, allowing four d ifferential signals to  transfer in
either direction. It should be noted that the circuit does not use the Ethernet protocol or any
other data communication standard.
The power is supplied by means o f an eSATA connection, chosen fo r tw o reasons. It has
sufficient outputs to supply a positive and negative supply voltage, and is not interchangeable
with the Ethernet connector for data, thus preventing potential damage to the circuit from a





Figure 2.21: Power Connector on the left, and Data Connector on the right
A custom PCB breakout adapter was fabricated to  allow the Ethernet cable to  connect to  the 
data acquisition device w ithout cutting the end of the Ethernet cable and individually 
connecting each signal line to  the term inal blocks o f the device. The adapter decreases 
experimental setup time, and increases modularity by allowing any Ethernet cable to be used 
w ithout stripping one end. Another advantage o f the adapter is the svvitch used fo r signal 
routing depending on the application. The total number o f data lines required fo r both the 
diagnostic and tracking mode is greater than the number of data lines available on the Ethernet 
cable. The switch on the breakout adapter allows one o f the data lines o f the Ethernet cable to 
be used for e ither an ADC input in diagnostic mode, or DAC output in tracking mode. The 






Figure 2.22: Custom PCB Breakout Adapter with Device
The entire fabricated circuit is pictured in Figure 2.23, w ith the RF components and analog 
components each highlighted. The RF components are housed inside an RF shield, discussed 




Figure 2.23: Full Printed Circuit Board
2.9 Summary
The circuit is designed to measure the resonant frequency o f the IDC sensor, and track the 
changes in response to  strain. The circuit is initially operated in the open-loop diagnostic mode
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to identify the resonant frequency o f the IDC sensor. The analog output from the external DAC 
provides a tuning voltage to the VCO, in turn generating an RF signal. This RF signal propagates 
through both a controlled reference trace, and the probe loop trace tha t couples w ith the IDC 
sensor. The frequency response o f the IDC sensor couples onto the probe loop, and the 
magnitude/phase detector compares the test and reference RF signals. The difference in 
magnitude and phase between the reference and test signals is represented as an analog 
voltage on two separate output channels.
The closed-loop analog tracking circuit design facilitates the measurement o f the strain on 
the tool by measuring the change in resonant frequency. The tracking circuit responds to 
changes in the resonant frequency and adjusts the VCO input voltage to  maintain a constant 
value out o f the magnitude/phase detector. The circuit was simulated using Nl Multism, and the 
design proved to successfully adjust the final output due to  a known change at the input. The 
analog tracking circuit is critical to  measuring the strain on the tool w ithout contacting the tool.
The design was fabricated in the lab on a two-layer PCB. The RF traces require a specific, 
calculated trace w idth o f 0.052 inches, w ith  a constant ground plane below to properly 
propagate the RF energy. Surface mount components allow the design to  be more compact 
w ith a simpler layout than through-hole components. The circuit layout is just as im portant as 
the design to  ensure proper functionality.
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CHAPTER 3
Noise in Electronic Circuits
3.1 Introduction
Noise is the undesired random fluctuation that obscures or otherwise interferes w ith the 
signal o f interest and is present in any electronic device [12]. Not all noise is equal however, as 
there are multiple different ways fo r noise to  couple to  a signal. This chapter provides an 
overview of noise in an electronic system and different techniques to  minimize the effect o f 
noise. Appendix C discusses noise measurement and calculation in detail, and provides a 
statistical overview o f how the standard deviation relates to  noise measurement and 
calculation.
3.2 Types of Noise
Two basic types o f noise affect electronic circuits, white noise and pink noise. Each draws 
the ir name from the color o f the light in the visible spectrum w ith similar properties.
White noise is a random signal w ith  a fla t power spectral density. The thermal noise o f a 
resistor, Johnson noise, and the m ajority o f the noise spectrum of an operational amplifier, is 
white noise in nature. Figure 3.1 shows the spectral density plot o f zero mean white noise 
simulated in Matlab [13].
Pink noise is also a random signal, but the power spectral density decreases by 3 dB/octave. 
Therefore, the power in the noise signal decreases linearly w ith an increase in frequency, giving
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rise to  its alternative name, 1 / f  noise. The cu to ff where the noise shifts from pink to white is 
the 1 /f corner frequency, w ith  a lower corner frequency preferable fo r most applications. 
Figure 3.2 shows the simulated spectrum o f pink noise fo r a device w ith  a 1 /f corner frequency 
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Figure 3.2: Spectrum of Pink Noise
Noise is a factor in every active and passive component o f an electronic circuit. The noise 
power produced from a conductive device is a function o f the tem perature o f the device and the 
bandwidth o f the system [12]:
N =  k T fbv (3 .1 )
where N  is the noise power,
k  =  1.38 * 10~23 Jou les /deg ree  K e lv in  (Bo ltzm ann's Constant), T =  Temperature in 
Kelvin, and f bw is the system bandwidth. Equation ( 3 .1 ) shows that the noise, N, is white noise 
because the total noise power will increase linearly w ith  the system bandwidth.
3.3 Resistor Noise
The noise power generated by a resistor, also known as Johnson noise, is very similar to  the 
general conductor noise equation in Equation ( 3 .1):
Nr =  4 kR T fbw (V*MS)  (3-2)
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where R is resistance. From Equation ( 3.2 ), it can be seen that the noise in a resistor is also 
white noise in nature, because the noise power, NR,increases linearly w ith  bandwidth. To 
define the noise is terms o f voltage, Equation ( 3.3 )shows the root-mean-square voltage noise is 
found by taking the square root o f NR:
VnR =  ^  =  J * k R T fbw ( VRMS) ( 3 3 )
which simplifies at room temperature to:
Vr* =  0.128 * j R f i ^  (nVRMS) <34 >
It can also be useful to put resistor noise in terms o f nK/VTTz to  provide a single value as a 
function o f the square root o f the bandwidth:
VnRf =  yfAkRT (nV /y fH z ) <3 5 >
The noise power and VRMS noise o f a 1 /cfl resistor at room tem perature as a function o f the 
frequency bandwidth is shown in Figure 3.3, where the noise power is on the order of 
10~12 W atts , and the VRMS noise is on the order o f 10~6 VRMS. These values are orders of 
magnitude smaller than the measured noise levels o f the circuit in this thesis, but understanding 
the impact o f a resistor is im portant in low noise design and component selection, as 
demonstrated in this chapter as well as Appendix C.
Noise Power o f a 1 ko  Resistor vs. Bandwidth ^ rms ^oise o f a 1 kQ Resistor vs. Bandwidth
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Figure 3.3: RMS Noise of Resistor vs. Bandwidth 
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3.4 Operational Amplifier Noise
Noise from an active component such as an Operational Am plifier (op-amp) is more 
complicated than passive components, and this section w ill focus on the noise generated w ithin 
op-amps, not the effect o f external noise coupling into the device. Op-amps suffer from both 
white noise and pink noise. The white noise makes up the majority o f the device's bandwidth, 
while the pink noise dominates at low frequencies. A typical spectrum for an op-amp noise 
density is plotted in Figure 3.4.
Op-Amp Noise Spectral Density
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Figure 3.4: Typical Op-Amp Noise Spectral Density 
There are three main factors to  consider when calculating op-amp circuit noise; the voltage
noise and current noise o f the device, as well as the Johnson noise o f a resistor. The voltage
noise and current noise are listed by the manufacturer as a function o f the bandwidth in terms
of nV /yfH z  and pA /yfH z  or fA /y fH z , respectively. Specified voltage and current noise values
are associated w ith an integrated circuit design, but not to  each individual part [13].
The voltage noise o f an op-amp is a function o f the device itself and is the result o f the
random fluctuation internally w ith in the op-amp. The voltage noise is modeled as a voltage
source in series w ith the input term inal o f a noiseless op-amp, shown in Figure 3.5. Typical




Figure 3.5: Voltage Noise Model for an Op-Amp
Vsig
An ideal op-amp has no current flow ing into the device, but there is always a small non-zero 
bias current into each terminal o f a real op-amp. Current noise is the fluctuation o f the current 
that flows into both input terminals, and is only a factor when it is flow ing through an external 
resistor, thus creating a voltage noise. The current noise varies across devices much more than 
the voltage noise, and can range from O .lfA /^ fH z  to  20pA /y [H z. Current noise is specified as 
a single value, but is present on both input terminals. The current noise is modeled as a voltage 
source representative o f the voltage drop across an input resistor, and Figure 3.6 shows both a 
current source leading into a resistor, and the simplified voltage source model.
The bandwidth o f the system must be known in order to  properly calculate the total noise 
power. When the bandwidth is orders o f magnitude greater than the 1 /f corner frequency, the 
broadband white noise will dominate the tota l noise, and the 1 /f noise can be ignored. If the 
system bandwidth is closer to  the 1 /f corner frequency then the impact o f the pink noise must 
be considered. The noise contribution below the 1 /f corner frequency is the integral o f the 
function that represents the pink noise, bounded by the bandwidth. For the VRMS noise at or 





Figure 3.6: Current Noise Model for an Op-Amp
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where Vnv is the resultant VRMS noise in the 1 /f region, f c is the 1 /f corner frequency, / t is the 
lower frequency bandwidth cutoff, and Vn is the white noise o f the device.
To calculate the expected noise contribution fo r a device w ith  a known system bandwidth, 
begin w ith the specified voltage noise spectral density and current noise spectral density from 
the device datasheet. The measurement o f the noise spectral density fo r an op-amp is detailed 
in Appendix C. The ADA4004-4 op-amp from Analog Devices noise density is shown in Table 3.1. 
The voltage noise fo r less than 10 Hz is specified as a peak-to-peak voltage because the 
bandwidth is already defined, whereas the noise density is provided fo r applications where 
white noise will dominate. This definition allows the designer to  calculate the tota l noise 
depending on the bandwidth of the system implemented. Figure 3.7 and Figure 3.8 show the 
plot for the voltage noise density and current noise density o f the device respectively [15]. The 
1 /f corner frequency for the voltage noise density is approximately 10 Hz, while the corner 
frequency for the current noise is approximately 100 Hz.
Table 3.1: Manufacturer Specified Noise Performance for ADA4004-4 Op-Amp
Measurement Bandwidth Value
Voltage Noise 0.1 Hz to  10 Hz 0.1S(nVvp)
Voltage Noise Density 1 kHz 1.8 nV /y /H z
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Figure 3.8: Current Noise Density vs. Frequency
The voltage noise o f the device fo r a particular bandwidth beyond the 1 /f corner frequency is:
VnSys =  Vn * J f Z  (n ^A fs ) ( 3 7 1
The square root o f the bandwidth is required because the unit o f noise density is nV/y/W z, so 
multiplying by VTfz will result in nVRMS. The result, Kn5ys, is an RMS voltage, which is 
equivalent to one standard deviation if the mean is zero, which is true fo r white noise. The 
statistics o f noise and quantifying peak-to-peak noise is discussed in Appendix C, and 
approximated by six standard deviations, ±3<r, to  represent 99.7% o f the data:
Vnpp =  6  * VnSys (nV ) (3 .8 )
For a system w ith a 10 kH z  bandwidth, the peak-to-peak voltage noise contribution fo r the 
ADA4004-4 is:
/1 .8 n F  r — — — \  _  (3 .9 )
6 * I — ........ *  ^ ~l . b  V ,-----------(   * V lO  kH zJ =  1.8 \iVvv
yfHz
The peak-to-peak noise value from Equation ( 3.9 ) is the voltage noise contribution o f a single 
device to  the total noise, and is much smaller than the measured values for tota l system noise 
that are seen in Chapter 4.
Calculating the total noise o f the system including the current noise and Johnson noise is 
demonstrated in more detail in Appendix C.
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3.5 Frequency Spectrum Noise
When working with oscillators and other devices that operate at fixed frequencies, the noise 
is often calculated in the frequency domain as opposed to the tim e domain. This section uses 
several figures to  aid in illustrating the concepts o f noise in the frequency domain, where the 
figures are based on a modeled 2 kHz sine wave sampled at 20 kHz to avoid the computational 
load o f modeling frequencies of approximately 1 GHz. The concepts explained here apply 
equally to higher frequency signals where the VCO and IDC sensor operate. The effect o f 
oscillator noise is presented in both the tim e domain and frequency fo r additional clarity. The 
equation for a wave at a particular frequency in the tim e domain is:
y ( t )  =  A c o s (2 n ft  +  0 )  (310)
where y(£) is the resultant signal at a particular tim e step, A is the amplitude o f the oscillation,
/  is the frequency, t  is the current tim e step, and 0  is the offset phase angle. For an ideal sine 
or cosine wave, the quantity representing the instantaneous phase angle, ( 2 n f t  +  0 ) , 
increments around the unit circle from  0 to  2n  at a rate defined by the frequency, f .  Figure 3.9 
shows an example of the angle propagating around the unit circle w ith  amplitude A, at a point in 
time where the angle is 7t/4. A higher frequency w ill propagate around the unit circle faster, 
completing more full cycles in the same tim e as a lower frequency.
Figure 3.9: Angle of a Wave Propagating Around the Unit Circle with Amplitude A
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The plot o f the phase angle vs. tim e sample and the resultant sine wave w ithou t any added 
noise are both shown in Figure 3.10, and the frequency domain plot is shown by the FFT in 
Figure 3.11.
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Figure 3.11: FFT of 2 kHz Sine Wave 
Figure 3.10: Phase Linearly Inreasing to form Sine Wave
Any noise in the phase angle as it propagates around the unit circle w ill result in a noisy 
instantaneous frequency. Therefore, the figure o f m erit fo r noise in oscillators and frequency 
generators is phase noise. The phase noise of an oscillator can be expressed as [16]:
(3 .11 )
L(fm ) =  10 loglO I
FkT
~2K
where F is the noise factor, defined as the ratio o f the signal-to-noise ratio o f the input to  the 
signal-to-noise ratio o f the output [16]:
F
'  ( * / « , ) «
and k is Boltzmann's Constant, T is tem perature in Kelvin, Ps is the output power o f the
oscillator, f 0 is the output frequency, f m is the offset from  the output frequency, f c is the 1 /f
cutoff frequency, and QL is the loaded Q factor o f the oscillator. The phase noise is defined in
terms o f dBc/Hz, where dBc is decibels w ith respect to  a carrier, in this case the desired output
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frequency, and is a function o f the offset from  the desired output frequency in terms o f Hz. The 
phase noise o f a VCO is specified at multiple values o f f m, often including 1 kHz, 10 kHz and 100 
kHz. Figure 3.12 compares an ideal sine wave to  an ideal sine wave w ith  simulated phase noise 
added. The simulated phase noise shown is large enough to  demonstrate the effect in the time 
domain. Note that the peaks of the ideal sine wave and noisy sine wave do not always 
correspond to  each other, resulting in instantaneous frequency variations.
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Figure 3.12: Time Domain Plot of Ideal Sine Wave and Sine Wave with Phase Noise
The frequency domain result o f adding phase noise to a 2 kHz sine wave is shown in Figure 
3.13. The plot demonstrates the effect o f phase noise in the frequency domain, w ith  a lower 
amplitude and w ider peak at the carrier frequency because more energy is spread across the 
spectrum.
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Figure 3.13: Comparison of Ideal Sine Wave FFT and Sine Wave with Phase Noise FFT 
Spurious frequency spikes, also known more simply as spurs, are also a concern when
working w ith  oscillators. Spurious frequencies are content above the noise floor tha t is outside
the desired frequency output of the oscillator. The spurious content can be harmonically
related, but are not explicitly a harmonic o f the carrier frequency. Spurious frequency spikes are
measured in dBc similar to phase noise. Figure 3.14 shows a frequency domain p lot o f a 2 kHz
sine wave w ith the same amount o f phase noise as seen in Figure 3.13, but also features
spurious frequency spikes.













Figure 3.14: FFT of Sine Wave with Phase Noise and Frequency Spurs
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Understanding the effect of phase noise on the output o f an oscillator and the 
manufacturer's specified levels o f phase noise is very im portant in this application. The phase 
noise o f the oscillator must be low enough as to not dominate the response o f the IDC.
3.6 Printed Circuit Board Noise Considerations
The design o f a printed circuit board (PCB) can also have an impact on the noise of the 
circuit. The designs created fo r this thesis are two-layer circuit boards, manufactured in the lab. 
When laying out a two-layer circuit board fo r low noise, the power supply network, component 
placement and signal routing are critical.
The power and data connections fo r the circuit are both made w ith  a shielded cable and 
terminated by the proper jack at both ends, w ith the jack tied to  ground. Each cable also 
features a ferrite bead at each end to  help noise suppression. The shielded cables help reduce 
unwanted noise coupling onto the signals between the PCB and the data acquisition device.
To reduce the effect of electromagnetic radiation from  the VCO coupling into the probe loop 
or IDC sensor loop, a PCB mounted RF shield was placed over the RF components. Figure 3.15 
shows the base of the shield w ith  the components inside, and Figure 3.16 shows the RF shield 
w ith the top cover in place.
Figure 3.15: RF Components Inside Shield Figure 3.16: RF Shield with Top Cover
The power supply network includes the traces tha t provide power to each active device on
the board. The power supply traces themselves should be wide to  present as low impedance as
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possible [17]. The power supply traces fo r the design in this thesis were 0.040 inches wide. 
Every device has high-frequency bypass capacitors between the power supply trace and ground, 
positioned as close to  the device as possible. When multiple capacitors are used as a shunt to 
ground fo r high-frequency noise, the smallest value capacitor is the closest to the device, 
ensuring that the highest frequency noise content is shorted to  ground just before the signal 
enters the device. To facilitate the use o f bypass shunt capacitors to  ground, the ground plane 
extends across the entire board w ith analog signals routed on the ground layer only when 
routing on the top layer is too long and convoluted o r impossible. Figure 3.17 shows two 
capacitors used to suppress noise on the power supply trace o f an 1C, where each capacitor has 
its own via to  the ground plane. Based on information from  B. Carter [18], the high frequency 










Figure 3.17: Power Supply Noise Suppression Shunt Capacitors
Signals require a return path in order fo r current to  flow. The ground plane makes this 
much simpler, but some signals may need to be routed on the bottom layer. If a signal trace 
exists on the bottom layer in the path o f a return current, the current w ill be forced to  take a 
longer path. Adding a break in the ground plane can be used to  force return currents away from 
sensitive components. Figure 3.18 illustrates the possible paths fo r return currents w ith a gap in
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the ground plane to protect sensitive components [19]. The PCB layout including both the top 
and bottom layer can be found in Appendix D.
SENSITIVE CRCUfTS
□ □  
□ □
Figure 3.18: Return Currents on PCB with Ground Plane Gap
3.7 Circuit Component Noise Performance
The most important factor affecting the achievable resolution fo r this application is the 
amount o f noise present in the system. The tota l noise is primarily a function o f variations in 
the output frequency from the VCO, the noise introduced by the magnitude/phase detector, 
and the noise caused by the amplifiers. This section discusses the noise levels o f the RF 
components and the analog amplifiers fo r the tracking circuit.
3.7.1 Voltage Controlled Oscillator
Noise on the tuning voltage applied to  the input to  the VCO is the main contributor to  
output frequency noise, w ith frequency pushing, phase noise, and spurious frequencies also 
factors to consider. If the VCO is treated as an ideal transfer function, the noise on the tuning 
voltage will affect the output frequency according to  the transfer function in Figure 2.3. The 
slope o f the VCO sensitivity w ith respect to  the input voltage is shown in Table 3.2.
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A higher sensitivity fo r the VCO will result in a higher frequency shift fo r a given voltage 
shift. The resonance peak from Figure 2.4 is at approximately 1400 MHz, where the VCO has a 
sensitivity o f over 100 MHz/V. This means, fo r a frequency noise value less than 10 kHz, the 
voltage noise must be less than 100 fiV.
The phase noise, spurious frequency, and frequency pushing performance are shown in 
Table 3.3. Figure 3.19 shows a plot o f the phase noise fo r the ROS-2230 VCO from  the 
manufacturer specifications^]. The discrete points o f the phase noise plot are points are from 
the information in Table 3.3.
Table 3.3: VCO ROS-2230 Output Frequency Performance






Non Harmonic Spurious (dBc) -90
Frequency Pushing (MHz/V) 0.7
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Figure 3.19: Phase Noise of ROS-2230 VCO vs. Offset Frequency 
From Table 3.3, the phase noise and non-harmonic spurious frequencies are never greater
than 70b dB below the desired output frequency. Figure 3.20 compares a plot o f the
magnitude response o f the IDC sensor in dB and the specified VCO phase noise in dB. The VCO
phase noise appears as a single line because the bandwidth is so narrow compared to  the width
of the sensor response. Since the phase noise has a much smaller bandwidth that the IDC
sensor response, the phase noise was not included in the model discussed in Section 3.8.
Magnitude Response of IDC Sensor and 
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Figure 3.20: Magnitude Response of IDC Sensor and VCO Phase Noise
To minimize frequency pushing, the shift in the VCO output frequency caused by
fluctuations in the power supply, the VCO was powered by a 12 V Low Dropout Linear Regulator
(LDO), the LM78L12, which has a specified output voltage noise o f 40 fxV. From the frequency
pushing metric in Table B .l, the calculated corresponding output frequency shift is:
700 kH z  (3.13)
40 * ------   =  28 Hz
which is negligible compared to the output frequency o f the VCO, over 1 GHz. The dominant 
factor fo r the noise o f the VCO is therefore the noise on the tuning voltage input o f the device.
3.7.2 Magnitude/Phase Detector
The magnitude/phase detector has its own characteristics tha t must be considered to 
properly understand the performance o f the RF circuit. The output noise of the 
magnitude/phase detector is specified in terms o f voltage noise spectral density, similar to the 
discussion in Section 3.4 for operational amplifiers. The plots from  the datasheet in Figure 3.21 
and Figure 3.22 represent the density o f noise in units o fnV /y /W z  [8]. Since the specified noise 
is in terms o f the system bandwidth, to  get a more meaningful value in terms o f VRMS or VPP , 
the bandwidth o f the system must be known in order to  compare the specified noise w ith the 
v r m s  o r  v p p  t h a t  w a s  measured. Each output o f the magnitude/phase detector has an output 
filte r pin fo r use w ith an external f ilte r capacitor to ground, CFLT , to  adjust the bandwidth, as 
determined by:
 ____________ 1____________  (3-14)
' 6w 2n * 3300 * (CFLT +  1.5pF )
If no filte r capacitor is used, the output bandwidth is just over 32 MHz, which corresponds to  the 
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Figure 3.21: Magnitude Output Noise Spectral Density Figure 3.22: Phase Output Noise Spectral Density vs. 
vs Frequency Frequency
The value o f the noise density taken from  Figure 3.21 and Figure 3.22 depends on the 
power level o f the input RF signal. Since the input power is approximately -4dBm, the -lOdBm 
trace is used. The noise density begins to ro ll-o ff at approximately 10 MHz, so fo r a bandwidth 
greater than 10 MHz, the VRMS noise estimate is:
/50nV
M a g n itu d e : ( - 7=  * V ( / bw -  10 M H z ) )  +  ( ~ ^ =p - * V lO  M H z  )\ VTfz
(AS nVb  r------------------------ \  (22SnV    \
Phase: ( - =  * y j( fbw -  10 M H z) J +  f   * V lO  M H z J
(3 .1 5 )
(3.16)
For a bandwidth less than 10 MHz, only the right half o f each equation is used, replacing 10 MHz 
w ith the bandwidth:
/2 0 5 nV , - y r -  \  (3 .17 )
M agn itude :
Phase:
r l\ ) b v  ,----  \
b r * ^ )
(22SnV  ,-----  \
b r * ^ )
(3 .18 )
yjHz
Table 3.4 shows the calculated VRMS and VPkPk noise fo r d ifferent bandwidths, where the 
VpkPk value is six times the VRMS value, representing six standard deviations.
57





V MAG  RMS
Noise (f iV )
V MAG  PkPk 
Noise {fiV )
VPHS RMS 
Noise {f iV )
Vphs PkPk 
Noise (fiV )
0 32,000 889 5936 923 6094
.1 475 177 1168 194 1282
1 48.2 56.4 372 61.9 408
10 4.82 17.8 117 19.6 129
As expected, as bandwidth decreases, the noise decreases as well. Low noise on the output o f 
the magnitude/phase detector is im portant to  ensure accurate measurements fo r resonance 
detection. The experiments performed in this research use a 10 nF capacitor on the filte r pin of 
both the magnitude and phase output o f the magnitude/phase detector, unless otherwise 
noted.
3.7.3 Operational Amplifiers and Analog Controller
The noise of an op-amp is a function o f the voltage noise, current noise and resistor noise, 
and as demonstrated in Table C.2 in Appendix C, the source resistance w ill determine what 
noise component w ill dominate. The figure RS- op calculates the source resistance at which the 
dominant noise source will switch from the voltage noise to  the current noise [20]:
_ V n (3.19)
R s - o p  — '
l n
where Vn is the specified voltage noise density o f the device and i n is the specified current noise 
density. A higher value o f Rs- op allows fo r higher input source impedances while the voltage 
still is still the dominant noise source. When the noise is dominated by the current noise, the 
noise is also a function of the resistance, which is why a lower source resistance is typically 
preferred.
The amplifiers selected for this design are shown in Table 3.5. The ADA4004-4 amplifier 
performs the difference, integration, inversion and summation. This am plifier was selected fo r
its low voltage noise, while maintaining low current noise. As long as an input resistor below 
1.5 kSl, the noise will be dominated by the voltage noise, which is why the source resistors used 
are 1 kn.
The OP270G amplifier is the filte r fo r the signals from  the external DAC fo r VBlAS and VH0LD, 
as well as the filte r between the output o f the tracking circuit and the input to  the VCO. The 
OP270G was selected fo r its low current noise, since the input impedance is higher than seen by 
the other two amplifiers, at 16 k n  fo r a cu to ff frequency o f 1 kHz.
The AD8599 is the amplifier used as the buffer before the signal is read into the analog-to- 
digital converter. The tradeoff between low voltage noise and increased current noise is 
acceptable in this case because the input impedance is lower than the filte r or tracking circuit, 
as the input impedance is the output o f a previous amplifier.
Table 3.5: Calculated Noise Density of Analog Controller Amplifiers
Application Device
Voltage Noise Density 
(n F /V W z at 1 kHz)
Current Noise Density 
[p A /y fH z  at 1 kHz) R s -O P
Filter OP270G 3.2 1.1 2.91 kn
Controller ADA4004-4 1.8 1.2 1.5 kn.
Buffer AD8599 1.15 2.4 479 n
3.8 Tracking Circuit Noise Simulation
The tracking circuit was simulated in Matlab Simulink fo r both feedback functionality and 
noise performance by implementing Equation ( 2.7 ) and injecting appropriate noise levels at 
each stage. The noise injected into the system corresponds to  the values in Table 3.4, Table 3.5, 
and Table B.12.
In order to create a proper feedback network fo r the system to  respond to, a one­
dimensional interpolation replaces the IDC sensor section of the circuit. The region used fo r the 
interpolation is highlighted on top o f the IDC sensor frequency response in Figure 3.23.
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Figure 3.23: IDC Sensor Transfer Function for Simulation
The control point used fo r the simulation is shown in Table 3.6, and the simulation layout 
can be found in Appendix D.
Table 3.6: Control Point for Simulation
Parameter Value (V)
3
Vh o l d 1
The two figures o f m erit from the simulation, the noise at the VCO input, and the noise 
o f VMEAS, are shown in Table 3.7. The output shown in Figure 3.24 demonstrates the noise 
performance from the simulation. In Figure 3.24 through Figure 3.26, the plot o f VDIFPl the 
difference between VH0LD and VMEAS, is shown to  demonstrate tha t the circuit forces the 
system back to  the zero difference state.
Table 3.7: Simulated Noise Results
Signal I f f 6 cr
VCO 0.248 mV 1.49 mV
Vmeas 0.548 mV 3.28 mV
The VCO input is not exactly matched to the VBlAS value o f 3 V in Figure 3.24 because the
IDC sensor simulated transfer function from Figure 3.23 is not aligned perfectly w ith the control
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point from Table 3.6. The VMEAS signal adjusts to  match the VH0LD signal, driving VDlFF to  zero, 
and the circuit compensates for the difference by increasing the input voltage to  the VCO. The 
ability o f the system to compensate fo r these offsets is im portant fo r the fabricated circuit, as a 
DAC cannot generate an exact value w ith the same precision as a simulated value because o f 
quantization. Adjusting the value o fV HOLD to  0.97 V, the VCO input voltage is significantly closer 
to 3 V, the VC0BlAS voltage, as seen in Figure 3.25.
Figure 3.26 shows the output when a ramp is added to  VMEAS to  simulate an increasing load 
applied to  the tool causing a resonance shift. As expected, the system responds, forcing the 
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Different types o f noise in both the tim e and frequency domain are presented in this 
chapter. The noise for both analog and RF circuits is an im portant factor in the design o f a 
sensitive system. Techniques to quantify the amount o f noise to  expect in an analog and RF 
circuit are presented. The noise o f an analog circuit is a function o f the bandwidth o f the
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system, and is not determined solely by the manufacturer specification fo r voltage noise. The 
current noise o f the device is important, and can dominate the tota l noise if large source 
resistances are used. Phase noise is the primary concern in an oscillator, causing random 
fluctuations at the instantaneous output frequency. The system has been modeled to prove it 
w ill function as desired, and provides an expectation fo r noise levels from  the fabricated circuit.
In addition, the actual layout and design o f the physical circuit board cannot be overlooked, 
particularly for a two-layer design. Maintaining as close to  a full ground plane as possible is 
important for both the RF and analog circuitry. The ground plane will present a constant 
impedance transmission line for the RF signal to  propagate along, while also allowing high 
frequency bypass capacitors to  via directly to the ground plane to  remove any high frequency 
ripple.
The noise o f each component is an im portant factor in determining the possible resolution 
o f the system. W ithin the operating range o f the DAC and ADC, the higher tuning voltages to  
the VCO have a lower sensitivity, which would require higher voltage changes fo r a constant 
frequency shift. Ultimately, the ability o f the ADC to  read in the analog voltages is the most 
important factor. Any improvements to the noise o f the system below what the ADC will induce 





The fabricated circuit as shown in Figure 2.23 was tested fo r both proper feedback loop 
functionality and total output noise. This chapter details a statistical analysis o f the noise in the 
captured data and a comparison to the simulated results. Appendix C discusses the standard 
deviation and the statistics o f noise analysis.
4.2 Diagnostic Circuit Noise
To get an understanding o f the noise that exists in the RF section o f the fabricated circuit, 
multiple consecutive frequency sweeps were run using the open-loop diagnostic mode o f the 
circuit. W ithout moving the tool or circuit, 50 sweeps were captured to  calculate the standard 
deviation at each point in the sweep. The standard deviation as a function o f frequency shows 
what parts o f the frequency response have the most noise. The experiment was performed for 
four different experimental setups, and each incremental setup marked an additional layer to 
decrease the amount of noise in the circuit. For all four experiments, the same FVS5L IDC 
sensor, which is detailed in Appendix A, was used. Measuring the noise w ith and w ithout these 
components demonstrates their effectiveness at reducing noise. For the first experiment, the 
circuit was populated as shown in Figure 4.1, w ithout an RF shield, f ilte r capacitors or ferrite.
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Figure 4.1: PCB Without RF Shield 
The second experiment added an RF shield. Figure 3.15 shows the shield w ithout the top
cover to show the RF components inside, and Figure 3.16 shows the entire shield. The RF shield
is designed to  reduce the electromagnetic radiation caused by the VCO, lim iting the coupling
into the sensor or probe loop.
The third experiment added filte r capacitors to the magnitude/phase detector output.
Based on the calculated effectiveness o f noise reduction fo r d ifferent capacitor values from
Table 3.4,10 nF capacitors were used in this experiment. The final experiment added a piece a
ferrite shielding on top o f the circuit to  absorb electromagnetic radiation, shown in Figure 4.2.
Figure 4.2: PCB with Ferrite Placed on To
The results o f all four experiments are shown Figure 4.3. The noise in each experiment is
presented as one standard deviation. The measured noise is a function of the entire RF system.
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Any noise from the input to the VCO, generated w ith in the VCO, coupled into the IDC sensor, 
and the noise o f the magnitude/phase detector, w ill all be represented in the results shown in 
the plot. The plot shows the noise decreasing w ith each new level o f shielding, as expected.
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Figure 4.3: Noise of Resonance Response
In Figure 4.3, the noise is the most pronounced at the resonant frequency. The noise at the 
resonant frequency decreases w ith each additional technique fo r noise reduction. The noise is 
consistently higher on the phase signal, which follows from the higher noise density o f the 
magnitude/phase detector device in Figure 3.22. For the remaining experiments, the 
experimental setup employs the final technique, which includes the RF shield, 10 nF  filte r 
capacitors on the magnitude/phase detector, and ferrite, shown as the purple trace in Figure 
4.3, because it has the best noise performance o f all the tested methods.
4.3 Experimental Setup
The controller output is directly related to  the change in resonant frequency, which contains
the information regarding strain. The goal o f these experiments was to  determine what the
6 6
level o f noise on the controller output was as compared to  the noise required to  obtain the 
desired resolution, and what level o f averaging may be required to  get the noise down to  the 
desired level.
To measure how the circuit responds to  an applied strain on the too l, the Instron machine in 
the lab, shown in Figure 4.4, was used to  apply a known compression force to  cause a known 
strain on the tool. The strain on the tool is calculated from the measured load cell data, and is 
calculated [5]:
V lo a d S e n s  (4 .1 )
*  =  |W — —
where e is the strain, Vioad is the measured voltage output from  the load cell, VloadSens is the 
sensitivity o f the load cell at 10 k N /V , E is the elastic modulus, Young’s modulus, o f high 




Figure 4.4: Instron Machine in UNH Lab
The machine was set up to  perform a compression ramp to  bring the too l to  a strain 
o f 1000 ne. The tool was positioned inside the probe loop, w ith the circuit position adjusted to 
match the height o f the IDC sensor on the test specimen. Figure 4.5 shows the experimental 
setup including the Instron machine and mechanical breadboard. The circuit attaches to  the 
mechanical breadboard through three translation tables to  allow fo r m inor adjustments in each 
spatial dimension. Figure 4.6 shows a closer picture o f the experimental setup, showing the 
circuit, test specimen and data acquisition device (DAQ).





Figure 4.6: Experimental Setup for Compression Test Close-Up
The data was captured at a sampling rate o f 10 kHz. The results and conclusions from the
data are discussed in the following section.
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4.4 Tracking Circuit Results
The goal of the system is to measure strain w ith  resolution o f one part in 105, which is 
equivalent to  10fj.e. Speed is an im portant factor in this research, because the machine tool is 
capable o f operating at several thousand RPM. The measurement system must respond quickly 
to changes in strain to provide the necessary feedback to  the machine, and an analysis o f the 
effective sampling rate based on sample averaging is presented below.
The response o f the system is described w ith respect to  the change in the resonant 
frequency due to strain, because the strain directly affects the capacitance o f the sensor, 
causing a change in resonance.
The change in the resonant frequency in response to  strain varies w ith the angle o f the 
sensor w ith respect to the input and output traces o f the probe loop. The convention used in 
this discussion fo r the sensor angle is presented in Figure 4.7, where the arrows point to the 
location o f the interdigitated capacitor fo r each angle, and Figure 4.8 demonstrates the IDC 
sensor at the 0° position.
0 °
90°
Figure __________________      ,____
Input and Output Trace Feed Fi®ure 4-8: IDC Sensor at Rotation Angle 0°
The results in Figure 4.9 are shown normalized to  the firs t data point because the initial 
resonant frequency was not the same for each test, and the change in resonance is contains the 
strain information.
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Figure 4.9: Normalized Frequency Shift vs. Strain
The sensitivity o f the resonant frequency to  strain is calculated from  the slope o f each trace 
in the Figure 4.9 as:
, _  A/res t 4-^ )
Tsens ~  ^  >
The results for each rotation are show in
Table 4.1, where the total noise o f the raw data is represented by f N and calculated from six
standard deviations, and the sensitivity o f the resonant frequency to  strain is represented by 
fsens■ The magnitude o f f sens is used in Table 4.1 to  illustrate the differences in the change of 
the resonance for a given strain at each rotation angle. The cause o f the negative slope fo r the 0 
degree angle was not determined and would require fu rther investigation.
If the noise is purely white noise about a constant mean, the noise o f the measured signal 
can be reduced by the square root o f the number o f samples [21]. To calculate the number o f 
samples required to get the noise down to  a desired level, the tota l noise becomes a function of 
the square root o f the number o f samples, N:
,  _  f N  I 4-4 )
fR yfN
where f R is the resolution in terms o f frequency. Solving Equation (4 .4  ) fo r f R :
(4.5)
Table 4.1: Sensitivity of Resonant Frequency to Strain for Multiple Sensor Rotation Angles
Rotation Angle \ f  sensl fN Samples to Average 
(10  f ie  Resolution)
0° 1.85 kHz /  fi£ 309 kHz 279
90° 12.28 kHz /  fie 1074 kHz 67
180° 4.33 kHz / f ie 296 kHz 47
Figure 4.10 shows the three different rotation angles and the effective sampling rate fo r a 
measurement w ith 10 fie resolution. The effective sampling rate is a function o f the raw 
sampling rate and the number o f samples required to  average to  obtain the desired resolution:
f  - A  ( 46)
J s - e f f  ~  >
where f s- e f f  *s the effective sampling rate, f s is the sampling rate o f the measurement device, 
and N* is the number of samples to  average. Figure 4.10 also shows the system target sample 
rate o f 100 kHz, and therefore the required sampling rate fo r each rotation can be inferred at 
the intersection o f this line and the plotted data. As an example, to  find the sample rate 
required fo r an effective sampling rate o f 100 kHz fo r the 0 degree case, the system must read in 
data at 28 MHz. The result can also be attained by multiplying the samples to  average column 
from Table 4.1 by the effective sample rate that is desired.
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Figure 4.10: Effective Sampling Rate at Different Rotation Angle
If the noise was theoretically reduced, the effective sampling rate would increase because 
f N from Equation (4.5 ) would decrease, therefore requiring less samples to  average in order to 
obtain a strain measurement. Figure 4.11 shows the effect o f a reduction in the noise by a 
factor o f 10,100, and 1000 at the 0 degree rotation angle. For an effective sample rate o f 100 
kHz and a desired system resolution o f 10 /ze, the effective sampling rate reduces from 28 MHz 
to 270 kHz fo r a decrease in noise by a factor o f 10, because the number o f samples to average 
is a square function o f the noise and resolution.
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Figure 4.11: Effective Sampling Rate at 0 Deg. for Theoretically Reduced Noise
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It must be noted tha t the results presented in Figure 4.10 and Figure 4.11 do not account for 
the system response time. The system is lim ited by the frequency cu to ff o f the integrator and 
the low pass filter.
A final experiment was performed to test the step response o f the circuit as compared to  
the model, which can be found in Appendix D. For this experiment, the circuit was used in the 
closed-loop tracking mode, and a step input adjustment o f 20 mV was sent to  the VH0LD signal, 
which is expected to shift the VCO output frequency approximately 1 MHz. The step adjustment 
causes a non-zero difference at the input to  the analog control circuit, and the tuning voltage to 
the VCO adjusts to  compensate fo r the difference. The plot in Figure 4.12 shows the modeled 
and measured step responses shifted down to show the VCO output frequency shift, w ith  good 
correlation between the two. The system bandwidth, as set by the low pass filter, is 1 kHz for 
both the model and the physical circuit.








Figure 4.12: Model and Measured System Step Response with Low Pass Filter Bandwidth of 1 kHz
The model has noise injected as described by the manufacturer's specifications fo r each
device in the signal chain. The measured response has a noticeable increase in noise over the 
modeled response, w ith the values shown in Table 4.2.
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The change in the resonance as a function o the rotation angle across an entire 360° is
approximately 17 MHz, and by measuring the tim e required fo r the system to  settle from a step 
response, the maximum number o f revolutions per m inute (RPM) o f a machine tool in a CNC 
milling machine can be calculated:
A/  _  1 M Hz  _  (M H z f \  (47 )
~  -  J s le w  I. /  m s)
f rev __ 17 M H z  ( 4.8 )
r  ~  f  ~  W \S6C)
J s le w  J s le w
1 re v o lu tio n  60 seconds  ( 4.9 )
---------------—  * -------- -— :—  =  N (RPM )
t r  seconds re v o lu t io n
where A/  is the change in VCO output frequency where 1 MHz is taken from  Figure 4.12, A t is
the time required for the system to  settle, f siew is the rate at which the output frequency
changes, f rev is the 17 MHz frequency shift over one revolution, t r  is the tim e required to  allow
the system to  fully respond during a revolution, and N  is the maximum number o f RPM's the
measurement system can still respond to. From Figure 4.12, the measured system settles at 10
ms, and the modeled system settles at 5 ms.




If the noise in the model is increased to  match the measured system by increasing the noise
injected at the VCO input to values consistent w ith  Table 4.1, the result o f the model is very
similar to the measured data, as seen in Figure 4.13. In this case, the system again settles at
approximately 5 ms, but the noise levels are similar to  tha t o f the measured data. The higher
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noise content obstructs the ability o f the system to measure a change such as 18 kHz, which is 
required fo r the 10 fie  target resolution as shown above in Table 4.1.













Figure 4.13: Modeled and Measured Step Response w ith increased Mode! Noise, Low Pass Filter Bandwidth o f 1 kHz
If the bandwidth of the system is increased in both the model and on the circuit, the noise 
increases, as shown in Figure 4.14, where the system bandwidth is increased from 1 kHz to 
10 kHz. The plot in Figure 4.14 demonstrates that speed o f the system response does not 
increase nearly as dramatically as the noise present in the system. For this reason, further 
investigation into developing a faster circuit while maintaining low noise is very im portant to  the 
future o f this research.
Modeled and Measured Step Resopnse
-----------Model
1 O  " Measured
0 5
Time (msec)
Figure 4.14: Modeled and Measured Step Response with Increased System Bandwidth with Low Pass Filter
Bandwidth of 10 kHz
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4.5 Conclusion
A means of implementing the circuit to  track the changes in the resonant frequency in 
response to  a known strain was presented in this chapter. The noise present in the 
measurement is the factor that determines the maximum resolution o f the system. This chapter 
presented an analysis o f the noise exhibited in the system used in this thesis fo r multiple 
rotation angles o f the sensor in the probe loop. The analysis also shows the length o f time 
required to  perform a measurement based on the desired resolution o f the system fo r a fixed 
sampling rate. For the goal o f 10/ie, the system must average between almost 300 samples for 
each measurement, assuming the data is normally distributed about a constant mean. For a 
rotating machine tool, the system would be capable o f measuring at a rate o f 357 Hz using a 100 
kHz measurement device. The analysis concludes w ith  a step response measurement. The step 
response demonstrates the time required fo r the system to respond, and the maximum spindle 
speed rate o f a CNC machine is calculated as 705 RPM fo r the model, and 352 RPM fo r the 
physical circuit. The difference between the measured and modeled data is interesting, and 
further investigation is required to fully understand the characteristics o f why this is happening.
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CHAPTER 5 
Conclusions and Future W ork
5.1 Conclusions
The purpose of this research was to  develop a method fo r wirelessly communicating and 
collecting information from a capacitance-based strain sensor w ith a target strain resolution o f 
the sensor o f one part in 10s, or 10 fie. In order to meet such a goal, a resonant frequency 
detection and tracking circuit was developed and presented. The noise o f the circuit and the 
system as a whole is critical to  resolving such small values. The tracking circuit was simulated 
using two different simulation packages to  test both functionality and performance. The sensor 
was measured under a compressive loading strain test environment, where the strain was 
calculated from a load cell.
The simulations showed that the analog circuit operation corresponds to  theory, and w ill be 
able to track the change in the resonant frequency. The injected noise in the simulation was 
based on the specified noise metrics from  the datasheets o f the devices selected fo r the circuit.
The system sweeps through frequencies from  1 GHz to  2 GHz and measures the relative 
magnitude and relative phase between a reference and a test channel to  find the resonant 
frequency. The on board tracking circuitry tracks the resonance as it increases or decreases 
according to strain. For the target set at the beginning o f this research o f one part in 10s, or 
lO fie, the system must average 300 samples fo r a measurement while the tool is rotating. The 
maximum RPM o f a machine tool rotating is approximately 350 RPM, based on the speed o f the
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system step response. Further investigation may lead to improved speed performance w ithout 
increasing the noise present in the system.
These results demonstrate the successful concept o f a system fo r wireless strain 
measurement, and w ith  future improvements could replace current techniques and improve 
manufacturing processes.
5.2 Future W ork
For the future of this project, there are a few different approaches and ideas to  explore.
The design is currently a two-layer PCB that uses an external data acquisition device to  perform 
the analog and digital data conversion. Both o f these aspects can be improved upon, as 
presented below. Another possible improvement fo r a future design is a different method fo r 
generating the RF signal that couples w ith the IDC sensor. This section discusses how these 
changes can be implemented in future  design revisions.
5.2.1 Multi-Laver Printed Circuit Board
The circuit board used fo r all the experiments in this thesis is a two-layer PCB manufactured 
in the lab using a PCB prototyping machine, and moving to  a four -layer design could improve 
the circuit performance. The additional layers could lead to  improved noise performance by 
providing a full ground plane, power plane, and tw o signal routing layers. The power supply 
traces to  each component would not be on the same layer as the signal traces, and the signal 
traces would not have to  work around the power traces or exist on the ground plane layer. 
Four-layer designs are the typical m inimum in industry, but a two-layer design was implemented 




Currently, an external device w ith  16-bit resolution is utilized fo r both DAC and ADC 
conversion. The advantage o f this device is its ease o f implementation. To move forward w ith 
the project, a device that can resolve smaller voltages should be implemented. The problem 
with implementing a dedicated ADC chip is the engineering trade-offs between resolution and 
speed, and in this case, ease o f implementation since a dedicated ADC would require a redesign 
of the circuit. As an example, a device such as the ADS1255 from  Texas Instruments is capable 
of reading analog values up to  5 V, w ith  24-bit resolution at a sample rate configurable up to  30 
kHz. For a faster sampling rate, the AD7631 from  Analog Devices is capable o f 250 kHz sampling 
rate with 18-bit resolution. Both o f these devices provide greater sampling resolution, w ith a 
maximum sample rate much higher than used in the final analysis.
To continue using a VCO as the RF signal source, an on-board DAC would eliminate the need 
for the separate 16-bit external device if the ADC were replaced. The output resolution o f the 
DAC is not as important as its output noise, as it is only providing an initial bias signal fo r the 
analog circuit. The output noise o f a DAC is not a function o f the number o f bits o f its input, but 
is defined similarly to an op-amp in units o f nV/Vtfz. The maximum output voltage o f a PCB- 
mounted DAC is typically 5 V or less, and as such, if the resonance measurement o f a future 
sensor requires a VCO voltage higher than 5 V this must be accounted for. The solution could 
either implement an op-amp in a non-inverting gain-of-two configuration, or identifying a device 
capable of 10 V output.
Implementing dedicated ADC and DAC devices on the circuit board is another reason to 
move to a four-layer design, as most manufacturers recommend a four-layer PCB to  optimize 
performance.
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5.2.3 RF Signal Generation
Another idea to  consider for a future circuit revision is a d ifferent RF signal source other 
than a VCO. The VCO output frequency is generated in an open-loop transfer function based on 
the input voltage. Below are two different techniques fo r generating an RF signal.
5.2.4 Phase Locked Loop
A phase-locked-loop (PLL) is an analog feedback system that measures the output frequency 
o f the device and correct for offsets tha t occur. The output o f the device is sent to  the load, as 
well as the feedback input o f the device. The measured output is divided by a feedback counter, 
N, and compared to  a lower frequency clock source by a phase frequency detector (PFD). The 
PFD output will cause an increase or decrease in the voltage to the tuning pin o f the VCO, 
driving the output frequency to the desired value. The feedback increases the accuracy and 
stability o f the output frequency. Analog Devices has several PLLs w ith  and w ithout integrated 
VCOs, including the ADF4351 w ith an output frequency range capable o f spanning 35 MHz up to 
4400 MHz. The output power of the ADF4351 is also programmable between +5 dBm and -4 
dBm, removing the need for additional attenuators before the magnitude/phase detector.
5.2.5 Direct D igital Synthesizer
Another technique is to use a Direct Digital Synthesizer (DDS). A DDS uses a time-varying
digital signal and performs digital-to-analog conversion to  create the final analog output. The
advantage of a DDS is very fast output frequency switching and small frequency resolution.
Since it is a digital system, the output can be controlled programmatically, providing enhanced
flexibility allowing the designer to  generate any output frequency on demand or even
automatically, depending on the application. The AD9914 from  Analog Devices is a very
powerful DDS device. The output is controlled by a 32-bit digital word, and can hold an output
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frequency up to  1400 MHz with sub-Hz resolution, ramp up, ramp down, and jum p to any 
frequency below 1400 MHz w ith the only delay between outputs being the propagation delay in 
the device o f less than 1 usee. The main lim itation is the maximum output frequency o f 1400 
MHz. If another IDC sensor can be used tha t has a resonant frequency below 1400 MHz, the 
DDS could provide a good solution.
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An interdigitated capacitor does not have tw o parallel plates like a typical capacitor, but 
several branches, or fingers, stemming from  tw o opposing sides. The capacitance exists in the 
area between each finger. The interdigitated capacitor works well in a strain sensing application 
because the capacitor is only 0.3 mm thick and can easily be adhered to  a steel specimen.
Figure A.2 shows a close-up o f an example sensor w ith  the fingers in a horizontal arrangement. 
The tw o large pads on either side are vias that connect to  the inductor tha t wraps around the 
tool. The vias exist to  allow the capacitor itself to  be as close to  the steel as possible, and the 
inductor as far away as possible, on the opposite side o f the insulation material. An example of 
an IDC sensor used in this research is shown in Figure 1.7.
Polyamide InsulationCapacitor Inductor
Figure A.l: Example of IDC Sensor used in this Research
Figure A.2: Close-up of an Interdigitated Capacitor Sensor with Horizontal Finger Arrangement
The sensor shown has a total of 11 fingers, with dimensions of each finger shown in Figure A.3 and listed in
Table A .I.
Figure A.3: Dimensions of IDC Sensor Fingers
Table A .l: Dimensions of IDC Sensor Fingers
Finger Dimension Dimension Size
Length I 2.54 mm
Width w 127 fim
Thickness t 52 f im
Finger Spacing s 127 fxm
Naming Convention
Several different sensors were designed and manufactured previously as a part of this 
research. The naming convention allows fo r variations w ith o r w ithou t a fixed w idth between 
the vias, vertical or horizontal alignment o f the fingers, squared o ff fingers, d ifferent number of 
fingers, and two different finger lengths. The sensor used in this thesis is the FVS5L IDC sensor, 
where Table A.2 shows what each character represents.
Table A.2: FVS5L Naming Convention
F Fixed width: W idth between sensor and vias is fixed
V Vertical: Interdigitated fingers are aligned vertically, 
opposed to  horizontal
S Square: Ends o f the interdigitated fingers are square, 
opposed to  rounded
5 Number of fingers: 2n +  1 =  11 tota l fingers
L Long: The interdigitated fingers are 2.54 m m  long as 





The RF circuit includes the voltage controlled oscillator, the magnitude/phase detector, the 
RF splitter, and the attenuator. The specifications o f each component are detailed below.
Voltage Controlled Oscillator (VCO):
Table B.l: VCO Specifications







DC Power Requirements Voltage (V) 12Current (mA) 30
RF Output Power (dBm) +11




































Table B.3: Magnitude/Phase Detector Specifications
Device Part Number AD8302
Input Power Range
Minimum RF Power -60 dBm
Maximum RF Power 0 dBm
Input Frequency 
Range
Minimum Frequency > 0 Hz
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TPC 22. M agn itu de  O utput N o ise Spectra l 
Density, P in p a  -  P in p b  =  - 1 0  dBm, - 3 0  dBm,
-5 0  dBm. N o F ilter Capacitor
Figure B.l: Magnitude Output Noise Spectral Density
TPC 41. VPHS O utput N o ise Spectral Density vs. Frequency, 
Pinpa -  - 3 0  dB m , P/npb =  - 1 0  dB m , - 3 0  dBm, - 5 0  dBm , and  
9 0 ° In p u t Phase D ifferen ce
Figure B.2: Phase Output Noise Spectral Density
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RF Splitter:
Table B.4: RF Splitter Specifications
Device Part Number SYPS-2-252+
Frequency Bandwidth Minimum 5 MHzMaximum 2500 MHz
Insertion Loss Minimum 3.7 dBMaximum 4.4 dB
Phase Unbalance Maximum 3 Deg.
Amplitude Unbalance Maximum 0.3 dB
Attenuator:
Table B.5: Attenuator Specifications
Device Part Number GAT-12+
Nominal Attenuation 12 dB
Frequency Bandwidth 0 Hz to  8 GHz
VSWR 1.15 :1
Analog Resonance Tracking Circuit
The analog resonance tracking circuit is comprised o f multiple operational amplifiers, each 
w ith a different purpose. The specifications o f each am plifier are shown below.
All o f the values in Table B.6 -Table B.8 are from the device datasheet, except the 
figure R s - o p > which calculates the source resistance at which the dominant noise source w ill 
switch from the voltage noise to the current noise [20]:
(B.1)
K S -O P  —  •
r*
where Vn is the voltage noise density, and in is the current noise density o f the device. 
Controller Amplifier:
This is the amplifier that performs the difference, integration, inversion and summation. 
This amplifier was selected fo r its low voltage noise, while maintaining low current noise. As
8 8
long as an input resistor below 1.5ka, the noise will be dominated by the voltage noise, which is 
why the source resistors used are 1 ka.
Table B.6: ADA4004-4 Specifications
Device Part Number ADA4004-4
Amplifiers per 1C 4
Maximum Supply Voltage ± 1 5 V
Supply Current 2.0 mA per amplifier
Noise Density
Voltage 1.8 n V / ^ m  @ 1 kH z
Current 1.2 -pA/yfHz @ 200 Hz
Offset Voltage Typical 40 fiVMaximum 125 fiV
Slew Rate 2.7 V /fisec
Rs-op 1.5 k a
Filter Amplifier:
This is the amplifier used to filte r the signals from  the external DAC fo r VBlAS and VH o l d > as 
well as the filte r between the output o f the tracking circuit and the input to  the VCO. The 
OP270G was selected for its low current noise, since the input impedance is higher than seen by 
the other two amplifiers.
Table B.7: OP2706 Specifications
Device Part Number OP270G
Amplifiers per 1C 2
Maximum Supply Voltage ±1517
Supply Current 2.0 mA  per amplifier
Noise Density
Voltage 3.2 nV /y fH z  @ 1 kH z
Current 0.7 pA/yfW z @ 100 Hz
Offset Voltage Typical 50 fiVMaximum 250 nV
Slew Rate 2.4 V/usee
Rs-op 2.91 k a
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Buffer Amplifier:
The AD8599 is the amplifier used as the buffer before the signal is read into the analog-to- 
digital converter. The tradeoff between low voltage noise and increased current noise is 
acceptable in this case because the input impedance is lower than the filte r or tracking circuit.
Table B.8: AD8599 Specifications
Device Part Number AD8599
Amplifiers per 1C 2
Maximum Supply Voltage ± 1 5  V
Supply Current 4.7 m A  per amplifier
Noise Density
Voltage 1.07n V /y ff iz  @ 1 kH z
Current 1.5 p A /s fH z  @ 1 kH z
Offset Voltage Typical 10 piVMaximum 120 fiV
Slew Rate L6.8 V/usee
Rs-op 479 a
Linear Voltage Regulators:
Linear voltage regulators are devices tha t work to  keep a constant output voltage despite 
changes in the input voltage and load current. The linear regulator maintains a constant output 
by effectively creating a variable voltage divider between the load the input voltage. The input 
voltage must always be higher than the desired output voltage, and the power tha t is not used 
by the load is dissipated as heat by the regulator.
There are a few key figures to  note when selecting a linear voltage regulator. The two most 
important are the output voltage and output current rating, as the regulator must be capable of 
sufficiently powering the load. The line regulation is a measure o f the device's response to 
changes in input voltage, and is shown as a change in the output voltage fo r a given input 
voltage swing. The load regulation is the device's response to  increasing load current. A poorly 
regulated device will result in a lower output voltage as load current increases. The load
regulation is shown as a change in output voltage fo r a given increase in load current. The 
output noise is also important, particularly in this application, as the reason fo r using a linear 
voltage regulator is to  provide a low noise voltage supply fo r the amplifiers in the circuit.
The final metric to take note o f when selecting a linear voltage regulator is the thermal 
resistance o f the device in the selected 1C package. Since a linear voltage regulator is designed 
to dissipate extra energy as heat, the thermal resistance defines how hot the device w ill get for 
a given application. The thermal resistance is provided in units o f ° C /W ,  which is degrees o f 
temperature increase per W att dissipated. Most devices have a maximum junction temperature 
of 125°C, which is also true o f the devices selected in this design. The power dissipated by the 
device is:
Pd =  (VlN ~~ VoUtVlOAD +  VIN * I q  ( B.2 )
where Pd is the power dissipated by the device, VIN is the input voltage, VOUT is the nominal 
output voltage o f the regulator, IL0AD is the tota l load current seen by the regulator, and l Q is 
the quiescent current, or current required for the device to  operate.
The junction temperature inside the device:
Tj =  Pd * e JA+TA (B.3)
where 7} is the temperature o f the junction inside the device in °C, 0JA is the thermal resistance 
in °C /W  as mentioned above, and TA is the ambient temperature in °C.
If Tj exceeds the maximum temperature o f the device, 125°C, the device will overheat. For 
smaller device packages such as the SOT-23 used by the LP2985, the therm al resistance is higher 
than fo r a package such as the SOIC-8 package used by the LM78L12. The specifications o f each 
linear voltage regulator are shown below in Table B.9 through Table B . l l
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The ±12  V linear voltage regulators supply power to  the operational amplifiers in the circuit. 
The +12V  regulator also supplies power to  the VCO.
Table B.9: +12V Voltage Regulator Specifications
Device Part Number LM78L12
Output Voltage +12 V
Maximum Output Current 100 mA
Maximum Input Voltage +35 V
Line Regulation (14.5 V < V,N < 27 V) AVmit =  30 mV
Load Regulation (1 mA<lL0AD< 100 mA) AVout =  30m V
Output Voltage Noise 80 fiV
Quiescent Current 3 mA
Thermal Resistance 180 °C /W
Table B.10: -12V Voltage Regulator Specifications
Device Part Number LM79L12
Output Voltage -12 V
Maximum Output Current 100 mA
Maximum Input Voltage -35 V
Line Regulation (-27 V < V,N < -14.5 V) bVoutMAx =  45 mV
Load Regulation (1 mA <ILoad< 100 mA) AVoutMAx =  100 mV
Output Voltage Noise 96 iiV
Quiescent Current 2 mA
Thermal Resistance 180 °C /W
The +5  V linear voltage regulator powers the magnitude/phase detector, AD8302.
Table B .ll: +5V Voltage Regulator Specifications
Device Part Number LP2985
Output Voltage +5 V
Maximum Output Current 150 mA
Maximum Input Voltage + 16 V
Line Regulation (6 V < V,N < 16 V) AVmit =  0.7 mV
Load Regulation (1 mA < I Lo a d <  150 mA) AVmit =  12.5 mV
Output Voltage Noise 30 fiV
Quiescent Current 350 fiA
Thermal Resistance 220°C /W
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External Data Acquisition Device
The external data acquisition device was the National Instruments NI-6211 USB DAQ. The 
device has two digital-to-analog convertors (DAC) and eight differential input analog-to-digital 
convertors (ADC), both o f which have 16-bit resolution.
The total full-scale range divided by the number o f bits, 216, determines the bit size. 
National Instruments uses a calibration technique tha t uses 5% o f the available codes to  
increase absolute accuracy, which follows the equation:
In p u tMAX -  ln p u tMIN ( B.4 )
 w * 105
There are four available full-scale input ranges fo r the ADC. The ADC noise is published as one 
standard deviation in pVRMS, and the peak-to-peak noise was calculated from  that as six 
standard deviations. The bit size, published RMS noise, and calculated peak-to-peak noise are 
shown in Table B.12.





Noise l a  (jiV RMS) 
(Published)
Noise 6 a (u V PP) 
(Calculated)
±0.2 6.4 12 72
±1 32 26 156
±5 160 118 708
±10 320 229 1374
The DAC output noise was not specified in the device datasheet, but measuring the DAC 
with the ADC, seen in Table B.13, the noise was consistent w ith the published ADC 
specifications. This shows the DAC noise is less than what the ADC can resolve.
Table B.13: NI-6211 DAC Output Measured with NI-6211 ADC
DAC ADC DAC ADC
Test Output ADC Input l a  (jiV ) l a  QiV) 6a  (jiV ) 6a  (jiV )
(V) Range (V) Measured Published Measured Calculated
2 ±10 246 229 1470 1374
2 ±5 129 118 774 708
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Appendix C
Noise Measurement and Calculation
Statistics of Noise
For a signal w ith a constant mean, normally distributed noise will add to  the signal w ith a 
known statistical probability. The standard deviation is a statistical too l to  evaluate how far a 
set o f data varies from the measured mean, calculated [22]:
o =  j E [ ( X - n n  <C1>
where a  is the standard deviation, X  is a random variable, E [X ] =  fi, and n  is the mean o f X. 
The standard deviation is the root-mean-square (RMS) o f the difference between each data 
point and the mean o f the data. The standard deviation does not make sense fo r data that does 
not have a constant mean, resulting in an artificially high standard deviation. Figure C .l shows a 
set o f 1,000 random numbers normally distributed about a mean of zero w ith a standard 
deviation o f one.
Random Noise with Standard Deviation of 1
1 Random Data 
±1o
.4 1------- i------- 1-------- i------- i-------- i------- i----- -------------------1...... -■
0 100 200 300 400 500 GOO 700 600 900 1000
Sample
Figure C.l: Standard Deviation of Random Noise
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The probability that a measured value w ill exist w ith in  a certain number o f standard 
deviations from the mean is the confidence level. The probability tha t a measured value is 
contained w ith in N standard deviations centered about the mean is calculated [22]:
r  f N \  ( C 2 >
p = e r f h )
where P is the probability that the data falls w ith in  the confidence interval, and e rf(x )  is the 
error function, defined as [22]:
2 f x .2 . (c.3 )erf(x) =  —  I e~ 
\T l Jq
d t
Figure C.2 shows a plot o f the probability w ith  increasing confidence interval, and Table C .l 
shows the probability fo r common confidence intervals. For a normally distributed data set, one 
standard deviation will contain just over 68% of the data, ± 3 4 %  centered about the mean.







Figure C.2: Probability vs. Increasing Confidence Interval 
Table C.l: Confidence Interval Probability






In noise ca culations throughout this thesis, a confidence interval o f N =  3a  is used to
obtain a 99.7% likelihood o f representing all o f the data.
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O p  Amp Noise Measurement
This section covers the measurement o f the noise performance o f an operational amplifier. 
The process is outlined to provide a greater understanding o f noise and its impact on op-amps, 
but was not conducted during this research due to  a lack o f necessary equipment.
Measurement o f the noise capabilities o f an op-amp is very im portant to  get an 
understanding o f the total noise to expect in a system. The firs t step is the selection o f the 
instrument that w ill make the measurements, fo r example the HP35670A Dynamic Signal 
Analyzer (DSA) used by LaFontaine [23]. This instrument w ill represent the measured signal in 
n V /y /Ifz  from 0.1 Hz up to over 100 kHz. The noise signal must be amplified by orders of 
magnitude for the measurement to  overcome the noise floo r o f the instrument. To ensure the 
signal is above the noise floor w ithout using a large gain on the Device Under Test (DUT), a Post 
Amplifier (PA) w ith a known low noise is used w ith high gain leading into the DSA. The noise can 
be measured once the signal from the measurement circuit is above the noise floor o f the DSA 
over the full bandwidth o f interest. To obtain the actual noise signal, the measured signal is 
divided by the total gain of the measurement circuit. Figure C.3 shows the noise floor o f the 
DSA device, and the noise o f the post am plifier w ith a gain o f 26, and a gain o f 101. The gain of 
26 does not surpass the noise floor o f the DSA at low frequencies, while the gain o f 101 is above 
the noise floor across the full bandwidth o f interest [23].
FHOUEKY •)«
Figure C.3: Noise Floor of DSA vs. Different Post Amplifier Gains
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The noise gain is not necessarily the same as the signal gain in a typical op-amp circuit. The 
non-inverting amplifier gain is always greater than unity, where as the inverting amplifier is 
theoretically unlimited fo r either a gain or attenuation.
R f  (C.4)
R in
A_ =  -■
K
R f  ( C.5)
a+ =  1 +  rK in
Regardless of the op-amp configuration, the noise gain w ill always be represented by Equation 
( C.5 ). The noise gain will now be referred to by An where An =  A+.
Figure C.4 shows the circuit schematic fo r measuring the noise o f an op-amp, where A is the 
total system gain, and AVn is the noise multiplied by A. DUT is the device under test, and PA is 











Figure C.4: Circuit Schematic for Op-Amp Noise Measurement
(  R 2 \  /  /?4 \  ( C.6)
A V n  =  ( A o u t X A p a X K i )  =  { 1 + ^ ) { 1  +  y J  (7 n ) =  1 0 1 0  *  Vn
The switch SW1 is closed for voltage noise measurements, shorting out the resistor Rs to  
prevent any current from flowing through it. The switch is open fo r current noise measurement,
forcing the current to  flow through the resistor and generate a proportional voltage noise. The 
current noise is measured by the voltage noise created across the known resistance Rs-
As the source resistance increases, the noise generated by the resistor itself w ill begin to  
overtake a low voltage noise device. For applications w ith  high source impedance, choosing an 
op-amp w ith a very low current noise is the most im portant factor, as the voltage created across 
the source resistor will dominate the other noise sources. It should be noted that the source 
resistance is not always explicitly a resistor, but may be the output impedance o f the previous 
stage in a circuit.
Calculating Total Noise Sn Op-Amp Circuit
The tota l noise o f the system can be calculated from  the value Vn measured via the 
technique described above. The voltage noise can be modeled as a voltage source in series with 
the input to  an ideal op-amp. The noise specified by a manufacturer is referred to  the input 
(RTI), which allows the designer to  find the noise referred to  the output (RTO) fo r any 
configuration and gain. Figure C.5 shows the schematic o f an ideal op-amp w ith  all six noise 
sources, the voltage noise,Vn, the current noise at each input term inal named fo r the resistor it 







Figure C.5: Schematic of Ideal Op-Amp with All Noise Sources
98
The specified voltage noise, as well as the voltage noise created by the current noise across 
the input resistors, and Johnson noise o f the input resistors, are all affected by the noise gain. 
Of the three types of noise sources, the voltage source, current source, and resistor, any o f the 
three could dominate the noise at the output. The source resistance plays a large part in the 
dominating noise source, as it allows the current noise to  create a voltage. The effect o f 
different source resistances is shown in Table C.2 as an example fo r a voltage noise Vn =
5 n V /y fffz  and current noise In =  1 pA/yfH z. The current noise is m ultip lied by the source 
resistance so all three values are represented in nV /y fH z  fo r comparison. The bandwidth is not 
important to determine which source w ill dominate, as multiplying by the square root o f the 
bandwidth would not change the ratio o f the values. Table C.2 shows tha t fo r d ifferent source 
resistances, any o f the three noise sources can dominate, depending on the specified values of 
Vn and in .
Table C.2: Calculated Noise vs. Source Resistance
Noise Source Source Resistor ( Rs)
o n s k a 50 k a
Johnson Noise o f Rs 0 9.1 28.7
Current Noise ( Ip A /y /H z  ) * Rs 0 5 50
Voltage Noise (5nV/yfH z) 5 5 5
The device datasheet should also have a plot similar to  Figure C.6, showing the voltage and 
current spectral noise density fo r tha t device. For the device represented in Figure C.6, the 1 /f 
corner frequency is approximately 100 Hz fo r both the current noise and voltage noise.
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Figure C.6: Voltage and Current Noise Spectral Density for AD8016
For applications that will have a Very small bandwidth, the op-amps datasheet will usually
have a separate specification fo r the pink noise, or 1 /f noise, over a specified bandwidth. This 
value is listed in the datasheet as a peak-to-peak voltage because the bandwidth is already 
defined.
Noise sources combine as a function o f the ir respective signal power. When working w ith  
noise in terms of voltages, the noise sources combine as the square root o f the sum of the 
squares as shown in Equation ( C.7 ).
? 7 {C7)Vtqt =  J v ?  +  V i +  V i
The total output noise, Ns, as a function o f the system bandwidth, derived from the schematic in 
Figure C.5 is:
Ns =
where each variable is defined in Table C.3.
Table C.3: Variable Definitions for Equation ( C.8)
Variable Definition
Vn Voltage Noise per yfHz
A n Noise Gain
/nx Current Noise per V77z through Rr
InS Current Noise per V/7z through Rs
J l ’Js'J f Johnson Noise o f Each Resistor




Circuit Schematic and Layout
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Figure D .l: Top Layer PCB Layout and Routing
1 Resistor R12 is shown off the board because it was added after fabrication. It connects to pin 1 and pin 16 
on device U6.
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PCB Layout -  Bottom Laver
Figure D.2: Bottom Layer PCB Layout and Routing
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Component List
The components in the design are listed in Table D .l according to  the ir layout designation 
number in the PCB Layout from Figure D .l.
Table D .l: List of Components from PCB Layout
Layout
Designation Part Description
J1 SYPS-2-252 RF Splitter
SI Switch Power Switch
SwPN Switch Pos./Neg. Slope Switch
SwRC Switch Resonance/Control Switch
SwSIG Switch Magnitude/Phase Control Switch
U1 ROS-2230 Voltage Controlled Oscillator
U3 AD8302 Magnitude/Phase Detector
U4 AD8599 Buffer
U5 ADA4004-4 Controller Op-Amp
U6 OP270GS Filter Op-Amp
U7 AD8599 Buffer
U9 eSATA Power Jack
U10 RJ-45 Ethernet Jack fo r Data
U l l LM79L12 -12V LDO
U12 LM78L12 +12V LDO
U13 LP2985 +5V LDO







LabVIEW and M atlab Software
Lab VIEW Software
The software that interfaces w ith  the circuit is w ritten in LabVIEW, utilizing the built-in 
functionality to directly communicate w ith  the data acquisition device (DAQ). The "Capture 
Mode" drop down box allows the user to  select e ither "Resonance Curve" or "Control", and the 
software measures the data w ith the DAQ and writes the data to  an appropriate file. The file  is 
titled "Circuit_v2.vi".
Resonance Curve:
The front panel for capturing a resonance curve is shown in Figure E.l. Upon running the 
code for resonance capture, the plots on the fron t panel w ill automatically update w ith each 
read sample until the sweep has completed.
to m m U K K te fc— ■« H  a n o l a — l  —  M i
Figure E.l: "Resonance Curve" Panel for LabVIEW Circuit_v2.vi Software
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Control Data:
To capture control data, which contains the strain inform ation in the input voltage to  the 
VCO, set the "Capture Mode" drop down menu to  "Control". The top p lot in the front panel, 
shown in Figure E.2, displays a live update o f the measured control signal to  the VCO, and the 
bottom plot displays a live update o f the measured voltage out o f the magnitude/phase 
detector. Operating the software in this mode allows the user to  view changes in real-time, 
helpful fo r confirming the controller is working properly. To capture a set o f control data, click 
the "Collect Control vs. Strain Data" button at the top, and the software w ill immediately begin 
sampling data using the external DAQ w ith the sample rate and number o f samples tha t are set 
in the "Capture Settings" panel. The software may appear to stop responding, but the front 
panel is not updated until the sampling process completes. The "Current Status" indicator at the 
top will change to  "Generating Plots and Saving" after sampling has completed, and the front 
panel window will automatically switch to  the "Controller vs. Strain" tab to  display the measured 
data.
Mad.-1 coma Q  CvwcalSm s **?
SMfag Uwt Control Data 
^  Saving Control n  Strain Data 
M eam red Control Skmal
VmM* 1 0 t.02 )
Figure E.2: "Control Data" Panel for LabVIEW Circuit_v2.vi Software
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Save Setup:
The "Save Settings" panel allows the user to set the main path where the files w ill be saved, 
the name of the folder in which to  save the following tests in, and the name o f each file. The file 
name entry must contain 'RC' somewhere in the filename fo r resonance data in order fo r the 
Matlab post processing code to  distinguish between resonance and control files. There is no 
corresponding requirement fo r control file names. Appending "00" or "_00" to  the end o f the 
file name is recommended, because the software w ill automatically increment the filename to 
"x_01", "x_02", as files are saved into the same directory. Information about the control signal, 
such as the VBIAS voltage and VHOLD voltage, is automatically saved into the comment section of 
the control data file and read by the Matlab post processing code. Additional comments can be 
added in the "Additional Comments in Control File" box. The "Save Settings" panel is shown in 
Figure E.3.
C1 M 1M  M a d ,: I te a u n tt Curve ~]5 C urren t S ta tc :| S ornm irrg F la  end Saving |
bassaaaSffi
Save loca tion :__________________________________________  P ith  1ft & «fcgfau3d_ginX for Resonance Curve P lot)
C:\Docum enti and SeQin0SUnstron\My Docum entAOropbo^ 
MsMuqN ftesearch\Project S ltaredvC rcut Board *2.0 fQ I A ll-in - 
On*jNData\Coodiiiof> 4
CVOocumentsand Settings\Instro«\D «Jnop\bgd.esv
RC Folder Nam e [FVSSl ©MH.-IQ 
RC Fite Nam e | rC_QQ
O utput filo  
<Mot A Path>
O utput rdc2
g ]U sc Ssme Folder as Resonance Curve 
Folder N one  |(V S S t (S W l iq
File M ane lo a O n ilJ n s b o n .M A fijn
M iBIwmI CmnnnB in CgaalEls
Figure E.3: "Save Settings" Panel for LabVIEW Circuit_v2.vi Software
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Matlab Code
The import data function ct l_import () is the Matlab code to  im port the data captured 
w ith the LabVIEW software "Circuit_v2.vi" fo r analysis. Calling the function by specifying three 
output arguments, w ithout input arguments:
[rc ctl testname] = ctl_import(); 
prompts the user to  select a folder tha t contains the files to be analyzed. All o f the LabVIEW 
measurement files (files w ith the extension . lvm) w ith in  the selected folder are imported; any 
other file formats and subfolders are ignored. It reads files fo r both resonance data and control 
data. The function automatically considers the data file a resonance file  if  the string ' RC' 
exists anywhere in the filename; otherwise the file is read in as a control data file. Each data 
file contains multiple sections o f information, and each file is imported into a structure cell array 
named either rc or ctl according to  the example above, to  aid in analysis and plotting. The 
folder name selected by the user in the prompt is stored in testname.
As an example to illustrate the data format, if there are three resonance data files in the 
selected folder, the magnitude data o f each file is accessed: 
rc.mag{x,1}
where rc is the structure containing all resonance data, . mag selects the structure element
containing the magnitude data o f all three files, and { x ,  1 } accesses the cell tha t corresponds
to resonance file "x". So, rc . mag {2,1} selects the magnitude data o f the second resonance
file in the selected directory.
The function also allows the user to  apply a zero-phase forward and reverse filter,
implemented with the Matlab built-in f iltf ilt () function by specifying input arguments
'f ilt ‘ and Order as:
[rc ctl testname] = ctl_import(1filt',1000)
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which will apply a 1000 order filter to the control data for the measured VC O  input voltage,
calculated VCO output frequency, and measured output voltage of the magnitude/phase 
detector, saved with "_f concatenated to the structure element to preserve the raw data. (i.e. 
c t l . v c o v _ f  {x, 1} for the filtered measured V C O  input voltage.)
The l v m _ i m p o r t  () function that is called within this function to perform the actual read 
and import from the LVM file was written by M. A. Hopcroft and is publicly available on the 
Matlab File Exchange on the Mathworks website, last updated on M a y  31, 2012.
function [rc, ctl, testname] = ctl_import(Stringln,order)
%CTL_IMPORT prompts user for a folder containing CONTROL or RESONANCE 
%data files and imports them into appropriate structures.
Q.O
I [rc ctl testname] = ctl_import() imports any CONTROL and RESONANCE 
data




%RESONANCE data is saved:
%rc.mag[x,l) = magnitude data from resonance curve 
%rc.phs[x,l] = phase data from resonance curve 
%rc.vcov[x,1} = VCO input voltage
%rc.vcof[x,1} = VCO output frequency from transfer function of 
"volt2freq"
%rc.name{x,1} = name of resoance curve file
Q.*5
%where x refers to the "x"th RESONANCE file that was read in 
%EXMAPLE:
%plot(rc.vcof{2,1},rc.mag{2, 1}) will plot the MAGNITUDE data vs. 
FREQUENCY for the second RESONANCE FILE read in from the directory
o'o
%CONTROL data:
%ctl.vcov[x,1} = Input voltage to VCO 
%ctl.v c o f {x,1} = Output frequency of VCO
%ctl.vm{x,l) = Measured voltage of AD8302 (Magnitude or Phase)
%ctl.strain{x,1} = Calculated Strain based on load cell data of Instron 
%ctl.vbais{x,1} = Bias votlage of VCO 
%ctl.vhold{x,1} = Bias voltage of AD8302 
%ctl.name[x,1) = name of control data file
oo
%where x refers to the "x"th CONTROL file that was read in 
%EXMAPLE:
%plot(ctl.strain{2,1},ct l .v c o f {2, 1)) will plot the calculated STRAIN 




%If folder contains no RC or CTL data, the respective variable will
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%result in "NaN" .
Q.O
%testname = Name of folder selected
Q.O
%FILTER:
%The data can be filtered if desired, and is saved with "_f" at the end 
%of each variable that was filtered.
o"o
%[rc ctl testname] = ctl_import('f i l t O R D E R )  applies filtering, based 
%on the order set by ORDER. Filter is a matlab filtfilt zero-phase, 
%forward and reverse filter. Using 'filter' in place of 'filt' works 
%as well.
%EXAMPLE:
%[rc ctl testname] = ctl_import('f i l t ',100);
%ctl.vcov_f{x, 1} is the filtered version of c t l .vcov{x,1}, with a 100 
%Order filter 
%
%Non-data files (files that are not *.lvm) are ignored.
%Subfolders within the directory are also ignored.
%Chris Dean, 2013 
if nargin == 1
error('filt specified without filter order');
end
rc_count = 1; 
ctl_count = 1;
Area = (pi*(0.5*25.4e-3)A2)/4; %Area of 0.5inch cylinder edge
E = 207e9; %young's modulus for high strength steel
foldername = uigetdir; % Opens Dialog to select folder where data
is saved
files = dir(foldername);files = f i l e s (3:end); %grabs all files within 
selected folder
d = cell(length(files),1); %pre-allocate memory for import 
% Import
for i=l:length(files) 
if ~files(i,1).isdir %If not a folder
if strcmp(files(i, 1).name(end-3:end),'.lvm') %If LVM file 
if (files(i,1 ) .bytes>0) %If file is not empty
fprintf(['Loading File #%d of ' num2str(length(files)) c h a r (10) 
files(i,1 ) .name ' \ n '],i);
d{i,l} = lvm_import(fullfile(foldername,files(i,1 ) .name),0); 
if isempty(regexp(files(i ,1).n a me,'R C ','o n c e '))
% Allocate Control Data
c tl.vcov{ctl_count,1} = d{i, 1}.Segmentl.d a t a (:,2); 
ctl.vcof{ctl_count,1} = d{i, 1}.Segmentl.d a t a (:,3); 
c tl.vm{ctl_count, 1} = d{i,1 } .Segmentl.data(:,1); 
c t l .load{ctl_count,1} = d{i,1}.Segmentl.d a t a (:,4); 
c tl.strain{ctl_count,1} = 
c t l .load{ctl_count,1}*10e3/(Area*E);
c t l .name{ctl_count,1} = files(i,1).name; 
c t l .comment{ctl_count,1} = 
regexp(d{i,1}.Segmentl.Comment, ';', ’s p lit');
c t l .vbias{ctl_count,1} = 
str2double(ctl.comment{ctl count, 1}{1,1}(end-5:end));
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ct l .vhold{ctl_count,1} = 
str2double(ctl.comment{ctl_count, 1}{1, 2} (8:end));
c t l .controlsig{ctl_count,1} = 
c t l .comment{ctl_count,1}{1, 4} (17:end);
ctl_count = ctl_count + 1;
else
% Allocate Resonance Curve Data 
rc.vcov{rc_count, 1} = seg2mat(d{i,1},3); 
r c .v c o f {rc_count,1} = seg2mat(d{i,1},4); 
rc.mag{rc_count, 1} = seg2mat(d{i,1},1); 
rc.phs{rc_count, 1} = seg2mat(d{i,1},2); 
r c .name{rc_count, 1} = files (i,1) .name; 







if ~exist('c t l 1,'v a r ') 
ctl = NaN;
end
if -exist('r c 1, 'var1) 
rc = NaN;
end
sens = regexp(foldername,'\ s p l i t '); 
testname = sens(end);
fprintf('Files Loaded Successfully!\ n ') 
clearvars i rc_count ctl_count 
% Filter 
if nargin > 1
if strcmp(Stringln, 'filter') II strcmp(Stringln, 'f i l t ')
Bf = ones(order/2,1)./(order/2); %order is doubled when using 
filtfilt
Af = 1;
for ctlnum = 1:length(ctl.vcov)
fprintf('Filtering %d of % d . ..\ n c t l n u m , l e n g t h ( c t l . v c o v ) ) 
ctl.vcov_f{ctlnum, 1} = filtfilt (Bf,Af,ctl.vcov{ctlnum,1}); 
ctl.vcof_f(ctlnum, 1} = filtfilt(Bf,Af,ctl.v c o f {ctlnum,1}); 
ctl.vm_f{ctlnum, 1} = filtfilt(Bf,Af,ctl.v m {ctlnum, 1}); 
clc
end
fprintf('Filtering Complete!\ n ') 
end 
end 
end
114
